MOTOROLA MPC9140

SEMICONDUCTOR TECHNICAL DATA
The MPC9140 is a 1:18 LVCMOS fanout buffer targeted to support
Intel based Pentium II microprocessor chip sets. The device features
18 low skew outputs optimized to drive the clock inputs of standard
unbuffered SDRAM modules. Standard unbuffered SDRAM modules
require four clocks per module allowing for the device to drive up to four
modules. The output buffers have been optimized to drive the load
presented by the SDRAM module.
The MPC9140 provides output shut off capabilities via an I2C serial
port for applications which plan to use fewer than four modules and desire
to minimize the power dissipation of the chip. Every output clock can be
individually enabled/disabled through fields in the I2C control registers.
After power up the default state is all outputs enabled. In applications
where this default state is acceptable the I2C ports need not be exercised.
•
•
•
•
•
•
•
1:18 LVCMOS
FANOUT BUFFER
Supports Intel Pentium and Pentium II Processor Architectures
18 Skew Controlled 3.3V Compatible SDRAM Clocks
I2C Serial Bus Interface
Extensive Output Enable Control Capability
Space Efficient 48–Lead SSOP Package
SD SUFFIX
48–LEAD PLASTIC SSOP PACKAGE
CASE 1215–01
Operating Temperature Range of 0°C to 70°C
3.3V ± 5% Power Supply
NC
1
48
NC
NC
2
47
NC
VDD
3
46
VDD
SDRAM0
4
45
SDRAM15
SDRAM1
5
44
SDRAM14
VSS
6
43
VSS
VDD
7
42
VDD
SDRAM2
8
41
SDRAM13
SDRAM3
9
40
SDRAM12
VSS
10
39
VSS
BUF_IN
11
38
OE
VDD2
12
37
VDD
SDRAM4
13
36
SDRAM11
SDRAM5
14
35
SDRAM10
VSS
15
34
VSS
VDD
16
33
VDD
SDRAM6
17
32
SDRAM9
SDRAM7
18
31
SDRAM8
VSS
19
30
VSS
VDD
20
29
VDD
SDRAM16
21
28
SDRAM17
VSS
22
27
VSS
VDD
23
26
VSS
SDATA
24
25
SCLOCK
FUNCTION TABLE
OE
V1, V2
0
1
High–Z
1x BUF_IN
Figure 1. 48–Lead Pinout (Top View)
This document contains information on a product under development. Motorola reserves the right to change or
discontinue this product without notice.
6/97
 Motorola, Inc. 1997
1
REV 0.2
MPC9140
SDRAM0
SDRAM1
SDRAM2
SDRAM3
10
BUF_IN
10
SDRAM4:13
10
SDRAM14
SDRAM15
SDRAM16
SDRAM17
SDATA
SCLOCK
I2C
INTERFACE
18
CONFIG
REGISTERS
OE
Figure 2. Block Diagram
Table 1. Pin Descriptions
Pin Name
I/O
Function
BUF_IN
I
3.3V CMOS clock input
SDRAM0:17
O
3.3V CMOS SDRAM clock outputs
SDATA
I/O
Serial data for configuration control
SCLK
I
Serial clock input for configuration control. The state of the SDATA input is clocked into the device on
the rising edge of this clock
OE
I
A Low forces all outputs into High–Z state
VDD
–
3.3V power supply connection
VSS
–
Ground connection which should be connected directly to the ground plane
MOTOROLA
2
TIMING SOLUTIONS
BR1333 — REV 5
MPC9140
I2C Interface
After each byte, the clock driver pulls down the data line to
acknowledge the transfer. The clock driver holds SDATA low
during the high state of SCLK. The 7–bit address of the clock
driver is:
The device has an I2C serial bus interface consisting of a
serial clock input (SCLK) and a data line (SDATA) . The clock
driver acts as a slave receiver on the I2C bus with a standard
data transfer rate of up to 100 kbit/s. The MPC9140 is a ‘write
only’ device which will not respond to general call requests
from the bus master. The I2C interface transfers data in byte
length packets except for the start, stop and acknowledge
bits. The clock driver supports block writes consisting of the
following elements.
1) Start Bit
2) Address
3) Acknowledge Bit
4) Command Code
5) Acknowledge Bit
6) Byte Count
7) Acknowledge Bit
8) Data Fields (see Table 2)
9) Acknowledge Bit
10) Stop Bit
A7
A6
A5
A4
A3
A2
A1
R/W
1
1
0
1
0
0
1
0
Note: A7 is the first address bit
The ‘Command Code’ should be set to all ‘0’s and the
‘Byte Count’ can range from 1 to 3. The data fields are
transferred sequentially in ascending order starting with Byte
0 – Configuration Function.
The MPC9140 is compliant with the DC/AC
characteristics of a “Standard–Mode” I2C bus device. The
logic thresholds are dependent on the 3.3V supply. For
additional information on the I2C bus, refer to the document,
3114 – “The I 2 C–bus and how to use it (including
specifications)” available from Philips Semiconductors:
http://www.semiconductors.philips.com
Table 2. Serial Data Fields
Byte
Function
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SDRAM0:7
SDRAM7
SDRAM6
SDRAM5
SDRAM4
SDRAM3
SDRAM2
SDRAM1
SDRAM0
Package Pin
18
17
14
13
9
8
5
4
0
SDRAM8:15
SDRAM15
SDRAM14
SDRAM13
SDRAM12
SDRAM11
SDRAM10
SDRAM9
SDRAM8
Package Pin
45
44
41
40
36
35
32
31
SDRAM16:17
SDRAM17
SDRAM16
N/A
N/A
N/A
N/A
N/A
N/A
Package Pin
28
21
1
2
1. Not Applicable (N/A) bits fields are “Don’t Care” conditions.
2. When a bit field is programmed with a “1” (enable), the clock is active. A “0” (disable) means the clock is inactive.
MAXIMUM RATINGS*
Symbol
Parameter
Min
Max
Unit
VDD
3.3V Core Supply Voltage
–0.5
4.6
V
Tstg
Storage Temperature Range
–65
150
°C
VIH
3.3V Input High Voltage (Note 3.)
–0.5
4.6
V
VIL
3.3V Input Low Voltage
–0.5
V
ESD
ESD Input Protection
2000
V
* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the
Recommended Operating Conditions.
3. VIH should not exceed VDD level.
TIMING SOLUTIONS
BR1333 — REV 5
3
MOTOROLA
MPC9140
DC CHARACTERISTICS (VDD = 3.3V ±5%; GND = 0.0V; TA = 0 to +70°C; Unless Otherwise Specified)
Symbol
Characteristic
IDD
Supply Current for VDD
VIL
Input Low Voltage
VIH
IIL
VOL
3.3V Output Low Voltage
VOH
3.3V Output High Voltage
CI
Input Capacitance
LI
Input Inductance
Min
Typ
Max
TBD
Unit
Condition
mA
–0.3
0.8
Input High Voltage
2.0
VDD+0.3
V
Input Leakage Current
–5.0
5
µA
0 < VIN < VCC/VCCI
0.40
V
IOL = 1mA
V
IOH = –1.0mA
TBD
pF
Except XTL_In, XTL_Out
TBD
nH
Except XTL_In, XTL_Out
2.4
V
AC CHARACTERISTICS (VDD = 3.3V ±5%; GND = 0.0V; TA = 0 to +70°C; Unless Otherwise Specified)
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
SDRAM Clock Outputs (SDRAM0:17)
tsk
Output Clock Skew
dt
Output Duty Cycle
250
ps
Note 4.
45
55
%
Note 5.
tp
Clock Period
66MHz
100MHz
15.0
10.0
15.5
10.5
ns
Note 4.
tVIH
High Time
66MHz
100MHz
5.6
3.3
ns
Measured at 2.4V
tVIL
Low Time
66MHz
100MHz
5.3
3.1
ns
Measured at 0.4V
trise
Rise Time
1.5
4.0
V/ns
From 0.4V to 2.4V
tfall
Fall Time
1.5
4.0
V/ns
From 2.4V to 0.4V
tPLH
Low to High Propagation Delay
1.0
5.0
ns
tPHL
High to Low Propagation Delay
1.0
5.0
ns
tPZL,
tPZH
Enable Delay
1.0
8.0
ns
1.0
8.0
ns
tPLZ,
Disable Delay
tPHZ
4. Measured on the rising edge of the clock at 1.5V.
5. Input slew rate >1V/ns.
MOTOROLA
4
TIMING SOLUTIONS
BR1333 — REV 5
MPC9140
APPLICATIONS INFORMATION
Output Series Termination
With typical MPC9140 edge rates of 1.5V/ns, a PCB trace
becomes a transmission line when it is over 1–inch in length.
This transmission line needs some sort of termination
scheme to ensure good signal integrity at the load (device
receiving clock signal). Most motherboards use the practice
of series termination. In series termination, a series
termination resistor (external resistor) is added in series with
the driver device output, as shown in Figure 3, series
termination resistor value is chosen so that its value, added
to the output impedance of the driver, is equal to the PCB
trace impedance, or in other words, RTH = RS + ZL . The
series termination resistor must be located close to the
device output.
Typical system PCB trace impedance is 50–70Ω, which is
low enough to produce sufficient signal rise and fall time at
the load capacitance presented by a standard CMOS input.
Figure 4 illustrates proper series termination of the 15Ω
MPC9140 output driving a 60Ω transmission line.
RTH
RS
ZL
Series
Termination
Resistor
Output Buffer Model
Transmission Line
(PCB Clock Trace)
Figure 3. Clock Output Series Termination
15Ω
60Ω
45Ω
Series
Termination
Resistor
Output Buffer Model
Transmission Line
(PCB Clock Trace)
Figure 4. Clock Output Series Termination
Pull–Up
Pull–Down
Voltage
(V)
Imin
(mA)
Ityp
(mA)
Imax
(mA)
Voltage
(V)
Imin
(mA)
Ityp
(mA)
Imax
(mA)
0
–72
–116
–198
0
0
0
0
1.000
–72
–116
–198
0.400
23
34
53
1.400
–68
–110
–188
0.650
35
52
83
1.500
–67
–107
–184
0.850
43
65
104
1.650
–64
–103
–177
1.000
49
74
118
1.800
–60
–98
–170
1.400
61
93
152
2.000
–54
–90
–157
1.500
64
98
159
2.400
–39
–69
–126
1.650
67
103
168
2.600
–30
–56
–107
1.800
70
108
177
3.135
0
–15
–46
1.950
72
112
184
3.300
–
0
–23
3.315
72
112
204
3.465
–
–
0
3.600
–
112
204
Figure 5. Typical Output V/I Characteristics for MPC9140
TIMING SOLUTIONS
BR1333 — REV 5
5
MOTOROLA
MPC9140
OUTLINE DIMENSIONS
SD SUFFIX
PLASTIC SSOP PACKAGE
CASE 1215–01
ISSUE O
b
0.004
NOTES:
1. DIMENSIONS ARE IN INCH.
2. INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14.5M, 1994.
3. DIMENSION D DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.006 PER
SIDE.
4. DIMENSION E1 DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.010 PER
SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION/INTRUSION. ALLOWABLE DAMBAR
PROTRUSIONS SHALL BE 0.003 TOTAL IN
EXCESS OF b DIMENSION AT MAXIMUM
MATERIAL CONDITION. DAMBAR INTRUSION
SHALL NOT REDUCE DIMENSION b BY MORE
THAN 0.003 AT LEAST MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION D AND E1 ARE TO BE DETERMINED
AT DATUM PLANE H.
48X
M
C B
48
E/2
A
S
S
B
25
E
E1
PIN 1
IDENT
1
24
A
D
0.008 C B A
0.004 C
A
A1
e
C
N
GAUGE
PLANE
q1
ÉÉÉ
ÇÇÇ
ÇÇÇ
ÉÉÉ
ÇÇÇ
ÉÉÉ
(b)
0.010
c
N
H
SEE DETAIL M
c1
b1
L
DETAIL M
DIM
A
A1
D
E
E1
L
b
b1
c
c1
e
q1
INCHES
MIN
MAX
0.095
0.110
0.008
0.016
0.620
0.630
0.400
0.410
0.292
0.299
0.024
0.040
0.008 0.0135
0.008
0.012
0.005
0.010
0.005 0.0085
0.025 BSC
0_
8_
SECTION N–N
Pentium and Pentium II are trademarks of Intel Corp.
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture of the part. Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
Mfax is a trademark of Motorola, Inc.
How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447
JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1,
Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488
Mfax: [email protected] – TOUCHTONE 602–244–6609
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
INTERNET: http://motorola.com/sps
MOTOROLA
◊
6
MPC9140/D
TIMING SOLUTIONS
BR1333 — REV 5