YSS944/943/940 ADAMB Advanced Digital Audio Multi channel decode processor Outline The YSS944 (ADAMB-f)/YSS943 (ADAMB-b)/YSS940 (ADAMB-nd) is an audio decoding digital signal processor that integrates onto a single chip the various digital signal processing functions required for AV amplifiers, etc. It includes an advanced 32-bit floating-point DSP and is able to decode a variety of audio formats. [Note] • The contents described in this manual are implemented by downloading boot firmware. For detailed information about the boot firmware, please contact YAMAHA. • The YSS943 cannot execute DTS-ES and DTS Neo:6 decoding. • The YSS940 cannot execute any decoding related to DTS (DTS, DTS-ES, DTS 96/24, and DTS Neo:6). Features • • • • • • • • • • • • • • • • • • • Supports various types of decoding up to 7.1 channels (5.1/6.1/7.1 channels selectable). 5.1-channel decoding of Dolby Digital (AC-3), DTS, AAC. 6.1-channel decoding of Dolby Digital EX, DTS-ES. DTS 96/24 decoding and audio interface clock division/switching functions. Dolby Pro Logic IIx and DTS Neo:6 decoding Tone control and bass management functions Function modification/expansion by downloading firmware to on-chip memory Lip-sync function that enables synchronization of voice and video with variable voice delay Supports sampling frequencies up to 192 kHz during PCM playback. 1/2 down sampling function when two PCM channels are played back Dolby Digital/DTS/AAC decode information output function (can be read by microprocessor) High-speed/high-accuracy operation by 32-bit floating-point DSP Operating frequency: 180 MHz (178.176 MHz) Data bus width: 32 bits (24-bit mantissa and 8-bit exponent) Multiplier/adder: 32 bits × 32 bits + 55 bits → 55 bits (47-bit mantissa and 8-bit exponent) No external memory needed (external memory is used when delay is increased.) Eight general I/O ports On-chip PLL for generation of high-speed internal operating clock Supply voltage: 1.2 V (core block) and 3.3 V (pin block) Low power consumption: about 210 mW (standard value during Dolby Digital decoding) Si-gate CMOS process Lead-free plating LQFP144 package (YSS944-VZ, YSS943-VZ, and YSS940-VZ) [Note] “Dolby,” ”Dolby Pro Logic IIx,” and “AC-3” are trademarks of Dolby Laboratories. “DTS,” “DTS-ES,” “DTS 96/24,” and “DTS Neo:6” are trademarks of Digital Theater Systems, Inc. Applications • • AV amplifiers for home theaters Car audio systems YSS944/943/940 CATALOG CATALOG No.: LSI-4SS944A31 2005.6 YSS944/943/940 YSS944/943/940 functional comparison Decoder functional comparison devise YSS944 YSS943 YSS940 Dolby Digital YES YES YES Dolby Digital EX YES YES YES Dolby Pro Logic IIx YES YES YES AAC YES YES YES DTS YES YES NO DTS 96/24 YES YES NO DTS-ES YES NO NO DTS Neo:6 YES NO NO function YSS944/943/940 common functions Input channel selection Volume adjustment Tone Control Bass Management User mute Auto mute Input delay Output delay Stream detection Noise generation Impulse generation General purpose I/O port 2 YSS944/943/940 Block Name ClkGen MicomIF SDI SDO Detector EMC Processor Format control IOPORT7 to IOPORT0 User mute MISO Output channel control Auto mute Delay control nMEMWE nMEMCE nMEMOE MEMD7 to MEMD0 Detector MEMA18 to MEMA0 Zero detection Delay control Format control nMICS MISI MISCK Block Diagram Function This is the internal operating clock generation block. This block provides the PLL and supplies the clock to each block. This is an interface block to connect to a microprocessor. This block controls access to the registers/memory in this LSI. This is the audio interface block for DIR, ADC, etc. This block controls the input data format/delay, etc. This is the audio interface block for DIT, DAC, etc. This block controls the output data format/delay, etc. This is the stream detection block. This block detects the input data encoding format. This is an interface block to read from and write to external memory. This block implements delay functions using external memory. This is an operation processing block. This decoder includes a 32-bit floating-point DSP and memory (ROM or RAM). Various functions can be implemented. Function modification/expansion by downloading firmware is also supported. 3 YSS944/943/940 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 VDD2 VDD2 VSS VSS MEMD7 MEMD6 MEMD5 MEMD4 VDD1 MEMD3 MEMD2 MEMD1 MEMD0 VDD2 VSS VSS MEMA0 MEMA1 MEMA2 VDD2 VDD2 VSS VSS VDD1 MEMA3 MEMA4 MEMA5 MEMA6 VDD2 VDD2 VSS VSS MEMA7 MEMA12 MEMA14 MEMA16 Pin Configuration 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 AHVSS AHVSSG DVSS DVDD VDD2 VDD2 VSS VSS VDD1 STATUS4 STATUS5 STATUS6 STATUS7 VSS VDD2 TEST TEST XI XO VSS VSS VDD2 VDD2 TEST TEST SDI3 SDI2 SDI1 SDI0 SDIWCK SDIBCK SDIMCK VDD1 SDOBCK VSS VDD2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 nMEMCE MEMA10 nMEMOE MEMA18 STATUS0 STATUS1 STATUS2 STATUS3 VSS VSS VDD2 VDD2 VDD1 MISO VSS MISI MISCK nMICS VDD2 VDD2 VSS VSS nIC TEST ZEROFLG nINT nMUTE VDD1 VDD2 VDD2 VSS VSS AVSSR AVDDR AHVDD AHVDDG < LQFP 144 TOP VIEW > 4 MEMA15 VDD2 VDD2 VSS nMEMWE MEMA11 MEMA9 MEMA8 VDD2 VDD2 VSS VSS VDD1 MEMA13 MEMA17 IOPORT7 IOPORT6 IOPORT5 IOPORT4 IOPORT3 IOPORT2 VDD2 VDD2 VSS VSS IOPORT1 IOPORT0 VDD1 SDO3 SDO2 VSS VSS SDO1 SDO0 SDOMCK SDOWCK YSS944/943/940 Pin Functions Type Power supply Pin No. Pin Name VDD1 I/O Note 1) - 9 33 45 60 85 100 121 136 5 6 15 22 23 36 50 51 63 64 70 71 79 80 88 89 95 107 108 119 120 127 128 137 138 142 Function Power supply pins for pin block (Typ. 3.3 V). VDD2 - Power supply pins for core block (Typ. 1.2 V). AVDDR - 143 AHVDD - 144 AHVDDG - 4 DVDD - 7 8 14 20 21 35 41 42 48 49 VSS - Power supply pin 1 for PLL analog block (Typ. 3.3 V). Be sure to insert a 0.1 µF capacitor between the AVDDR and AVSSR pins. Power supply pin 2 for PLL analog block (Typ. 3.3 V). Be sure to insert a 0.1 µF capacitor between the AHVDD and AHVSS pins. Power supply pin 3 for PLL analog block (Typ. 3.3 V). Be sure to insert a 0.1 µF capacitor between the AHVDDG and AHVSSG pins. Power supply pin for PLL digital block (Typ. 1.2 V). Be sure to insert a 0.1 µF capacitor between the DVDD and DVSS pins. Ground pins 5 YSS944/943/940 Type Pin No. Pin Name I/O Note 1) 61 62 69 77 78 86 87 93 94 105 106 117 118 123 129 130 139 140 1 AHVSS 2 AHVSSG 3 DVSS 141 AVSSR Initial clear 131 nIC Is Clock 18 XI I 19 XO O 126 nMICS Is 125 124 MISCK MISI Is I 122 MISO Ot 32 SDIMCK Is 31 SDIBCK Is Microprocessor interface Audio interface 6 Function Ground pin 2 for PLL analog block. Be sure to insert a 0.1 µF capacitor between the AHVDD and AHVSS pins. Ground pin 3 for PLL analog block. Be sure to insert a 0.1 µF capacitor between the AHVDDG and AHVSSG pins. Ground pin for PLL digital block. Be sure to insert a 0.1 µF capacitor between the DVDD and DVSS pins. Ground pin 1 for PLL analog block. Be sure to insert a 0.1 µF capacitor between the AVDDR and AVSSR pins. Hardware reset input pin The LSI is initialized when this pin is at low level. Clock input pin. Connect this pin as shown in the circuit example Note 2) of the 12.288 MHz crystal oscillator. If not connected to a crystal oscillator, input a 12.288 MHz clock to this pin. This is the output pin for the crystal oscillator. Connect this pin as shown in the circuit example Note 2). If not connected to a crystal oscillator and inputting directly to the XI pin, do not connect anything to this pin. Do not use this pin for any purpose other than clock oscillation. This is the microprocessor interface’s chip select input pin. Input to the MISCK and MISI pins becomes valid when this pin is at low level. This is the microprocessor interface’s clock input pin. This is the microprocessor interface’s address read/write control and data input pin. This is the microprocessor interface’s data output pin. Connect a pull-up resistor. This is the master clock input pin for the audio interface’s input side. The master clock is input from DIR, ADC, etc. The highest clock frequency that can be input is 25 MHz. (The clock rate is 512 fs when the input sampling frequency is 48 kHz or less, 256 fs when the frequency is 96 kHz, and 128 fs when the frequency is up to 192 kHz.) This is the bit clock I/O pin for the audio interface’s input side. YSS944/943/940 Type Audio interface External memory interface Status ports Pin No. Pin Name I/O Note 1) 30 26 SDIWCK SDI3 I I 27 SDI2 I 28 SDI1 I 29 SDI0 I 38 SDOMCK Ot 34 SDOBCK Is/O 37 44 43 40 39 112 58 73 72 74 59 75 67 110 66 65 76 81 82 83 84 90 91 92 104 103 102 101 99 98 97 96 109 SDOWCK SDO3 SDO2 SDO1 SDO0 MEMA18 MEMA17 MEMA16 MEMA15 MEMA14 MEMA13 MEMA12 MEMA11 MEMA10 MEMA9 MEMA8 MEMA7 MEMA6 MEMA5 MEMA4 MEMA3 MEMA2 MEMA1 MEMA0 MEMD7 MEMD6 MEMD5 MEMD4 MEMD3 MEMD2 MEMD1 MEMD0 nMEMCE I/O O O O O O 111 nMEMOE O 68 nMEMWE O 134 nINT O Function It inputs a 64 fs bit clock. This is the word clock pin for the audio interface’s input side. This is the audio interface’s serial data input pin 3. If this pin is not used, connect it to a ground. This is the audio interface’s serial data input pin 2. If this pin is not used, connect it to a ground. This is the audio interface’s serial data input pin 1. If this pin is not used, connect it to a ground. This is the audio interface’s serial data input pin 0. Connect digital audio data (various streams or PCM) via IEC60958 to this pin. This is the master clock output pin for the audio interface’s output side. It outputs the master clock to DIT, DAC, etc. The highest clock frequency that can be output is 25 MHz. This is the bit clock I/O pin for the audio interface’s output side. It inputs or outputs a 64 fs bit clock. This is the word clock pin for the audio interface’s output side. This is the audio interface’s serial data output pin 3. This is the audio interface’s serial data output pin 2. This is the audio interface’s serial data output pin 1. This is the audio interface’s serial data output pin 0. These are external memory address output pins 18 to 0. If external memory is not used, these pins should be left unconnected. I/O These are external memory data I/O pins 7 to 0. If external memory is not used, these pins should be left unconnected. O This is the external memory chip select output pin. If external memory is not used, this pin should be left unconnected. This is the external memory output enable output pin. If external memory is not used, this pin should be left unconnected. This is the external memory write enable output pin. If external memory is not used, this pin should be left unconnected. This is the interrupt request output pin. 7 YSS944/943/940 Type General-purpose I/O ports General-purpose I/O ports Test Note 1) • • • • • • Pin No. Pin Name 135 133 13 12 11 10 116 115 114 113 57 56 55 54 53 52 47 46 16 17 24 25 132 nMUTE ZEROFLG STATUS7 STATUS6 STATUS5 STATUS4 STATUS3 STATUS2 STATUS1 STATUS0 IOPORT7 IOPORT6 IOPORT5 IOPORT4 IOPORT3 IOPORT2 IOPORT1 IOPORT0 TEST I/O Note 1) O O O I(+)/O I(+)/O Is Function This is the output pin during auto mute periods. This is the consecutive zero data input detection pin. These are status output pins 7 to 0. They are used to confirm firmware operations. Normally, they should be left unconnected. These are general I/O port pins 7 to 0. Their I/O status can be set via register settings. These are general I/O port pins 7 to 0. Their I/O status can be set via register settings. Test pins Connect these pins to a ground. I/O symbols I: Input Is: Schmitt trigger input O: Output Ot: Tri-state output I/O: I/O I(+)/O: Pull-up during input, no pull-up during output Note 2) XI Example of circuit connected to crystal oscillator XO 12.288 MHz * The above resistor and capacitor vary depending on the crystal oscillator. crystal oscillator used. 8 Be sure to comply with the specifications of the YSS944/943/940 Function Description Functions of the YSS944/943/940 are follows. (1) Main Decoder Functions • Dolby Digital decoding - Firmware AC3 decoder is included. - Supports Annex D. - Supports sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz. - 5.1-channel decoding. • DTS decoding - Firmware DTS decoder is included. - Supports DTS-ES Discrete 6.1 decoding. (Sampling frequencies of 44.1 kHz and 48 kHz.) - Supports DTS 96/24 decoding. (Output sampling frequencies of 88.2 kHz and 96 kHz.) [Note] - The YSS943 does not support DTS-ES Discrete 6.1 decoding. - The YSS940 does not support any DTS decoding. • AAC decoding - Firmware AAC decoder is included. - Complies with ARIB digital broadcast standard. - Supports ADTS. - Supports LC profile. - Supported sampling frequencies are 32 kHz, 44.1 kHz, and 48 kHz. - 5.1-channel decoding • PCM 2-channel input playback - Firmware PCM2 player is included. - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz, and 192 kHz. - Supports 24-bit word length. - De-emphasis function. - Input DC cutoff function. - 1/2 down sampling function. • PCM 6-/7-/8-channel input playback - Firmware PCM8 player is included. - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz, and 192 kHz. - Supports 24-bit word length. - De-emphasis function. - Input DC cutoff function. - Audio data input channel control function. (2) Post Decoder Functions The following post-decoder function can be applied to the results of main decoder described above. • Dolby Pro Logic IIx decoding - Firmware PL2 decoder is included. - Expands to up to 7 channels from 2 channels of L and R. - Expands to up to 4 channel from 2 channels of LS and RS (supports Dolby Digital EX with the combination of Dolby Digital decoding function) - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz. • DTS Neo:6 decoding - Firmware Neo:6 decoder is included. - Expands to up to 6 channels from 2 channels of L and R. 9 YSS944/943/940 - Expands to 3 channels from 2 channels of LS and RS (supports ES Matrix processing when combined with DTS decoding function). - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, and 96 kHz. [Note] - The YSS943 and YSS940 do not support DTS Neo:6 decoding. (3) Post Processor Functions The following post-processing function can be applied to the results of main decoder or post decoder. • Post-processing input channel selection - Firmware Switcher is included. - Supports 8 channels. • Tone control - Firmware Tone controller is included. - Adjustable bass and treble for left and right channels - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz, and 192 kHz. • Bass Management - Firmware Bass manager is included. - Characteristics can be changed by changing the coefficient. - Up to 7.1-channel input/output. - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz, and 192 kHz. • Volume adjustment - Firmware Scaler is included. - Adjustable master volume (setting range: -127 dB to +31 dB, in 1 dB units). - Adjustable volume for up to eight channels (-∞ dB to +12 dB, phase inversion enabled). (4) Generator Functions • Noise generation - Firmware noise generator is included. - Enables generation of pink noise (“shaped noise” in the Dolby standard) and white noise. - Supported sampling frequencies are 32 kHz, 44.1 kHz, and 48 kHz. • Impulse generation - Firmware impulse generator is included. - Impulses can be generated. - Supported sampling frequencies are 32 kHz, 44.1 kHz, and 48 kHz. (5) Other Functions • Microprocessor interface - This is a four-wire serial interface. - Enables register access and on-chip memory access (firmware download). • Firmware download - Instruction code from the microprocessor to this LSI and coefficient data can be downloaded. - The amount of 6-/7-/8-channel output delay can be changed. - The filter characteristics of the bass management function can be changed. - Functions can be expanded for future use. [Note] - The boot firmware must be downloaded at initialization. 10 YSS944/943/940 • Audio interface - Master clock, bit clock, word clock, and four serial data (8ch) for input and output are provided respectively. - Various audio interface formats are supported. - The bit clock rate is fixed to 64 fs. - Supported sampling frequencies are 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz, and 192 kHz. - The bit clock and word clock on the output side have switchable input/output, and can therefore be used as either master or slave. - A clock divider/switching function is included to enable adjustment of the input/output sampling frequency for DTS 96/24, etc. • Audio data output channel control - Audio output data can be output to any of the channels for the SDO3 to SDO0 pins. • Bypass - Output of SDI data to SDO can bypass the internal core logic. • User mute - Output channels can be muted via the microprocessor interface. • External memory interface - Up to 4 Mb of SRAM can be connected for input delay and/or output delay. - Access time can be adjusted via register settings. • Input delay (lip sync) - Input delay for adjusting synchronization between video and audio can be implemented when using external memory. • Output delay - 3-/4-/5-/6-/7-/8-channel output delay with an output sampling frequency of up to 192 kHz can be implemented without using external memory (some exceptions). - 3-/4-/5-/6-/7-/8-channel output delay with an output sampling frequency of up to 96 kHz can be implemented using external memory. • Stream detection - Encoding format detection - Zero detection - Input sampling frequency detection • Auto mute - All channels are muted automatically by detection of noise generation factor. • Status ports - Consecutive-zero data input detection: - Auto mute period output: - Interrupt request output: 1 pin. 1 pin. 1 pin. • General purpose I/O port - 8 general purpose I/O ports are available. - Input and output mode can be switched by register setting. • Internal operating clock generation - Generates the high-speed internal operating clock by on-chip PLL. • Power-up/power-down - Enables power-up/power-down control of the LSI via register settings. 11 YSS944/943/940 Microprocessor Interface External microprocessor or similar devices use this microprocessor interface (4-wire serial interface) to perform the following tasks. • Access to registers • Firmware download to on-chip memory (1) Register access Registers are accessed in 16-bit units via the microprocessor interface. MISI is used to specify the register’s address (7 bits: A6 to A0) and the read/write option (1 bit:R/W). During a write operation (R/W=L), data (8 bits: D7 to D0) is input to MISI and during a read operation (R/W=H) 8-bit data is output from the MISO pin. The data to be written is stored in the register at the rising edge of MISCK during the last data bit (D7 in figure). The microprocessor interface’s sequence when accessing registers is shown below. nMICS MISCK MISI Don't care A0 A1 A2 MISO A4 A5 A6 R/W D0 A4 A5 A6 R/W D1 D2 D3 D4 D5 D6 D7 Don't care High-Z MISO MISI A3 Don't care A0 A1 A2 A3 High-Z Don't care D0 D1 D2 D3 D4 Don't care D5 D6 D7 High-Z During write operation (R/W = L) During read operation (R/W = H) [Note] • MISO is in output mode only when nMICS is at low level and during the data (8 bits) output timing. Otherwise, it is in high impedance (High-Z) mode and MISCK, MISI, and MISO can be shared for devices that have a similar interface. • Registers can be accessed continuously while nMICS remains at low level. There is no need to repeatedly set nMICS to high level. • Certain register settings enable nMICS to be shared by multiple LSIs. • Access to on-chip memory (firmware download) is performed by combining with control of writing to a register • Operation during a hardware reset (when nIC is at low level): During a hardware reset, the microprocessor interface does not function. Also, MISO is fixed at high impedance (High-Z). When nIC is at low level, nMICS should be initialized to high level. • Interruption of access: Access can be interrupted by setting nMICS to high level. The write operation prior to the 16th rising edge of MISCK (MISI’s D7 data capture clock) described above becomes invalid. The MISO pin is set to high impedance (High-Z). 12 YSS944/943/940 (2) On-chip memory access (firmware download) Access to on-chip memory is performed in 32-bit units via the microprocessor interface. Also, on-chip memory access can be performed concurrently with register access. The two firmware downloading methods prepared for this LSI are explained below. (a) Burst transfer mode When the IA carrier (PRGMOD[1:0] = 11) is used, instruction code/coefficient data firmware can be downloaded in this mode. By using this mode, a large amount of data can be downloaded at high speeds when initialization is executed or when the sampling frequency is changed. The features of the burst transfer mode are as follows. • During the transfer period, decoding is aborted and data is transferred at high speeds. Muting is automatically effected during the transfer period. • Data transferred from the microprocessor can be received without handshaking. • Both instruction code firmware and coefficient data firmware can be downloaded. The microprocessor interface’s sequence in firmware downloading burst transfer mode is shown below. <1> <2> <3> <4> nMICS MISCK MISI MISO Don't care D4 D5 D6 D7 A D0 A D1 A D2 A D3 A A A A A+1 A+1 A+1 A+1 D28 D29 D30 D31 D0 D1 D2 D3 A+n A+n A+n A+n D28 D29 D30 D31 Don't care High-Z [Access steps and statuses] <1> Register setting: The microprocessor interface function change for the on-chip memory access start address (A in figure) and on-chip memory access is set by register as shown below. • Set the instruction code firmware download mode (IACNFG = 1) • Change the firmware program mode to IA carrier (PRGMOD[1:0] = 11). • Set the on-chip memory access start address IAA[20:0]. • Change the function of the microprocessor interface pin from register access to on-chip memory access (IA = 1). Once this setting is made, the microprocessor interface functions in firmware downloading burst transfer mode until the nMICS pin is set to high level. <2> Start firmware download: • The nMICS pin is fixed at low level. • Data is transferred LSB first, in 32-bit units. • Data is written to on-chip memory when the rising edge of MISCK occurs for the 32nd bit of data (D31 in the figure). <3> Continuation and termination of firmware download: • Each time 32 bits of data are written, IAA[20:0] is automatically incremented. Accordingly, when writing to consecutive addresses, only the data is transferred. • When nMICS changes from low level to high level, firmware download ends and the microprocessor interface returns to accessing registers. • When accessing non-consecutive on-chip memory addresses or when resuming firmware downloading after an access interruption, be sure to set IAA[20:0] as described in <1> above. <4> When this LSI has not been selected: <5> Register setting: After completing a firmware download, perform the following processing. • Set the instruction code firmware execution mode (IACNFG = 0). • Report the existence of boot firmware to this LSI (DL = 1). • Change the firmware program mode PRGMOD[1:0] from “IA carrier” to another mode. 13 YSS944/943/940 [Note] Interruption of burst transfer: • Burst transfer can be interrupted by setting nMICS to high level. • The write operation becomes invalid when the rising edge of MISCK occurs for the 32nd bit of data (D31 in the figure). • The MISO pin is set to high impedance (High-Z). (b) Runtime transfer mode When the main decoder, noise generator, or impulse generator is used (PRGMOD[1:0] = 00, 01, or 10), the coefficient data firmware can be downloaded in this mode. By using this mode, coefficients such as the amount of 6-/7-/8-channel output delay can be changed without disruption of sound. The features of the runtime transfer mode are as follows. • Transfer is executed while decoding continues. Muting is not automatically effected during the transfer period. • One word is transferred at a time while the device is handshaking with the microprocessor. • Up to 32 words of transfer data are buffered and written all at once to the on-chip memory. • Downloading coefficient firmware is supported. [Access steps and statuses] <1> Start firmware download: Set the runtime transfer mode and transfer start address by using registers. • Initialize the handshake-related registers (RDLFLG = RDLEND = RDLCNT[4:0] = 0). • Set the runtime transfer mode (RDLMODE = 1). • Set the on-chip memory access start address IAA[20:0]. <2> Execute firmware download: One word (32 bits) is downloaded at a time. • Change the microprocessor interface pin function from register access to on-chip memory access (IA = 1). IAA[20:16] in this byte is valid only when it is set for the first time (for the second and subsequent time, any value may be written). • Fix nMICS to L. • Transfer data with the LSB first and in 32-bit units. • Raise nMICS from L to H. • Read RDLCNT[4:0]. • Specify starting data transfer (RDLFLG = 1). Set RDLEND to 1 if the transferred data is the last word in successive address transfer; otherwise, clear RDLEND to 0. At this time, write back the value that is read, to RDLCNT[4:0]. <3> Continuation of firmware download (if RDLEND = 0 in <2>): • Confirm the termination of data transfer (RDLFLG = 0). • Return to step <2> above. <4> Termination of firmware download (if RDLEND = 1 in <2>): • Confirm the termination of data transfer/successive address transfer (RDLFLG = RDLEND = 0). • Cancel the runtime transfer mode (RDLMODE = 0). [Note] • Runtime transfer can be stopped by making nMICS high and clearing RDLMODE to 0. • Start from <1> if non-successive addresses are transferred or when execution is started again after stopping downloading. • When the transfer data is captured in the internal buffer, the value of RDLFLG automatically changes from 1 to 0. If RDLEND = 0 at this time, the transfer data is written only to the internal buffer and not to the transfer destination address. If RDLEND = 1, the transfer data, along with the data in the internal buffer, is sequentially written from the transfer start address. If data of two or more words, such as filter coefficients, are changed at the same time, transfer them as successive address data. • Transfer successive address data in the order of the address data that has been incremented starting from the data of the transfer start address. • Up to 32 words can be transferred as successive address data. If more than 32 words are transferred to successive addresses, start the next transfer from <1> after the first 32 words have been transferred. • The time until RDLFLG is automatically cleared to 0 after it has been set to 1 varies from 0 to 4 ms. • Unlike the burst transfer mode, it is not necessary to change IACNFG and PRGMOD[1:0]. 14 YSS944/943/940 (3) Microprocessor interface connection example When microprocessor interface pins are shared by several LSIs, the target LSI can be selected by either of the following two methods. • Design nMICS pins dedicated to specific LSIs. • When nMICS pins are shared by several LSIs, use the ChipAdr register to select the target LSI. These two examples are described below. (a) Microprocessor interface connection example 1 (single LSI) nMICS Default value after hardware reset is CAE = 0, so there is no need to write to ChipAdr. Chip 0 IOPORT3 to IOPORT0 = X < 1> < 2> < 3> < 4> < 5> nMICS MISI CAE (Chip 0) Write ChipAdr CAE = 0 CA [3:0] =0100 Write ChipAdr CAE = 1 CA [3:0] =XXXX Read ChipAdr CAE = 0 CA [3:0] =0100 On -chip memory access 0 Internal signal nMICS (Chip 0) <1> A write operation to ChipAdr as the register access immediately after the falling edge of nMICS is valid. In the above figure, an example of writing when CAE = 0 and CA[3:0] = 4 is illustrated. <2> A write operation to ChipAdr as the register access immediately after the falling edge of nMICS is invalid. <3> ChipAdr can be read at any time. In this case, the write operation (<2>) is disabled, so the write results from <1> are read. <4> Registers cannot be accessed while accessing on-chip memory. 15 YSS944/943/940 (b) Microprocessor interface connection example 2 (multiple LSIs) nMICS Chip 2 Chip 3 IOPORT3 to IOPORT0 = 2 IOPORT3 to IOPORT0 = 3 <1> <2> When multiple LSIs are connected such as on the left, or when the device has a similar interface, access is performed using the register byte ChipAdr (CAE, CA[3:0]). <3> <4> <5> n MICS MI SI CAE (Chip 2, 3) Write ChipAdr CAE = 1 CA[3:0] = 0011 0 Write ChipAdr CAE = 1 CA[3:0] = 0010 Read ChipAdr CAE = 1 CA[3:0] = 0011 1 On-chip memory access 0 Internal signal nMICS (Chip 2) Internal signal nMICS (Chip 3) <1> A write operation to ChipAdr as the register access immediately after the falling edge of nMICS is valid to for all LSIs (chips 2 and 3 in this example) that share the nMICS pin. In this case, CAE = 1 and CA[3:0] = 3, so only the access only for chip 3 is valid. <2> A write operation to ChipAdr not immediately after the falling edge of nMICS is also invalid for chip 3. (Chip 2 is not affected by the register access itself.) <3> The ChipAdr register can be read at any time. In this case, the write results from <1> are read from chip 3. (Chip 2 is not affected by the register access itself.) <4> During on-chip memory access, register access for chip 3 is invalid. (Chip 2 is not affected by on-chip memory access.) <5> CAE of all LSIs becomes zero at the rising edge of nMICS. [Note] The timing by which the chip selection is confirmed in <1> is determined by the value of IOPORT3 to IOPORT0 either at: • the register access immediately after falling edge of nMICS, or • a write operation to ChipAdr. Once the chip selection is confirmed, the current value is retained until the next rising edge of nMICS. Accordingly, even if the selected chip’s own IOPORT3 to IOPORT0 values change, the chip does not become deselected immediately. When nMICS is shared by multiple chips: • CAE = 0 at the register access immediately after the falling edge of nMICS or CAE = 1 is not written. • CAE = 1 at the register access immediately after the falling edge of nMICS, but the values of IOPORT3 to IOPORT0 are the same for multiple LSIs. In the above cases, the multiple LSIs that share nMICS become the selected devices. In such cases, multiple LSIs can be written to at once, but note with caution that a conflict can occur with the MISO output when they are read. 16 YSS944/943/940 Audio Interface Input and output of digital audio data is performed via two interfaces: • SDI (serial data input) interface • SDO (serial data output) interface (1) SDI interface format The following serial data input format is supported via register settings. Regardless of the register setting, the input signals for SDI3 to SDI0 are always handled as fixed-point 24-bit data. １ frame （ IEC60958 Frame） L ch R ch 32 clock cycles 32 clock cycles SDIWP = 0 SDIWCK SDIWP = 1 SDIBP = 0 SDIBCK SDIBP = 1 24 clock cycles SDIFMT[1:0]=00 SDIBIT[1:0]=XX 24 clock cycles M L M L 24 bits SDIFMT[1:0]=1X SDIBIT[1:0]=XX SDI3 SDIFMT[1:0]=01 SDIBIT[1:0]=00 to SDI0 SDIFMT[1:0]=01 SDIBIT[1:0]=01 SDIFMT[1:0]=01 SDIBIT[1:0]=10 SDIFMT[1:0]=01 SDIBIT[1:0]=11 24 bits M L L M L M L M L 8 7 L 6 5 M 4 3 M L M : MSB DATA M L M L M M 8 7 6 5 4 3 L L : LSB DATA 17 YSS944/943/940 (2) SDO interface format The following serial data output format is supported via register settings. Regardless of the register setting, the output signals for SDO3 to SDO0 are always handled as fixed-point 24-bit data. １ frame （ IEC60958 frame） R ch L ch SDIWP = 0 SDOWCK SDOWP = 1 SDOBP = 0 SDOBCK 32 clock cycles 32 clock cycles SDOBP = 1 24 clock cycles SDOFMT[1:0]=00 SDOBIT[1:0]=XX 24 clock cycles M L M L 24 bits SDOFMT[1:0]=1X SDOBIT[1:0]=XX SDO3 SDOFMT[1:0]=01 SDOBIT[1:0]=00 to SDO0 SDOFMT[1:0]=01 SDOBIT[1:0]=01 SDOFMT[1:0]=01 SDOBIT[1:0]=10 SDOFMT[1:0]=01 SDOBIT[1:0]=11 24 bits M L L M L M L L 8 7 L 6 5 M 4 3 M L M : MSB DATA 18 M M L M L M M L : LSB DATA 8 7 6 5 4 3 L YSS944/943/940 Interrupt Requests This LSI’s status changes by any of the following five factors are externally reported as interrupt requests via the nINT pin. <1> When mute status is set by the auto mute function <2> When mute status is canceled by the auto mute function <3> When decode information is changed <4> When the main decoder is changed (MAINMOD[7:0] are changed) <5> When the post decoder is changed (POSTMOD[7:0] are changed) IM register can enable or disable generation of the interrupt of each interrupt factor, and IR register can check generation of and clear an interrupt factor. However, generation of an interrupt factor is not affected by the IM register setting. Changes in the status of this LSI are always detected and reported to IR register. General Purpose I/O Ports The general-purpose I/O ports IOPORT7 to IOPORT0 have the following functions. The functions are switched by IOSEL[7:0]. <1> Input port: Pin statuses are read via IPORT[7:0]. <2> Output port: Setting values in OPORT[7:0] are output from pins. <3> CA comparison port: IOPORT3 to IOPORT0 function as a CA comparison port that is used when nMICS is shared by several LSIs. A functional outline of IOPORT7 to IOPORT0 is shown below. 19 YSS944/943/940 Register List The YSS422/421 is controlled by accessing the following registers via the microcomputer interface (nMICS, MISCK, MISI, and MISO). Address Byte Name R/W Default Value 0x00 ChipAdr R/W 0x00 0x01 IOsel R/W 0x00 0x02 IPort 0x03 OPort R D7 D6 D5 D4 CAE 0 0 0 D3 D2 D1 D0 nMUTE_0R nMUTE_0L CA[3:0] IOSEL[7:0] IPORT[7:0] Undefined R/W 0x00 OPORT[7:0] 0x04 Mute R/W 0x00 nMUTE_3R nMUTE_3L 0x05 SDIOClk R/W 0x00 MCKOUT 0 nMUTE_2R MSEL[1:0] SDIFMT[1:0] SDIBIT[1:0] SDIWP SDIBP 0 SDOFMT[1:0] SDOBIT[1:0] SDOWP SDOBP SDISEL[1:0] nMUTE_2L nMUTE_1R nMUTE_1L WBCKOUT WBSEL[2:0] 0x06 SDI R/W 0x00 0x07 SDO R/W 0x00 BYPASS 0x08 SDOsel0 R/W 0x10 0 SDOSEL_0R[2:0] 0 SDOSEL_0L[2:0] 0x09 SDOsel1 R/W 0x32 0 SDOSEL_1R[2:0] 0 SDOSEL_1L[2:0] 0x0A SDOsel2 R/W 0x54 0 SDOSEL_2R[2:0] 0 SDOSEL_2L[2:0] 0x0B SDOsel3 R/W 0x76 0 SDOSEL_3R[2:0] 0 SDOSEL_3L[2:0] 0x0C EM0 R/W 0x00 0x0D EM1 R/W 0x00 EM_INCLR EM_OEH[1:0] 0 0 EM_WEH[1:0] EM_INSIZE[4:0] EM_CYC[3:0] 0x0E EM2 R/W 0x00 EM_OUTCLR 0 0 EM_OUTSIZE[4:0] 0x0F Zero R/W 0x00 0x10 IA0 R/W 0x00 IA 0 0 0x11 IA1 R/W 0x00 IAA[15:8] 0x12 IA2 R/W 0x00 IAA[7:0] 0x13 IACnfg R/W 0x00 IACNFG 0 0 0x14 IM R/W 0x00 IMMUTE IMUMUTE IMBSCHG 0x15 IR R/W 0x00 IRMUTE IRUMUTE IRBSCHG 0x16 State R 0x00 nMUTE 0 0 0x17 Pc0 R 0x00 PC[15:8] 0x18 Pc1 R 0x00 PC[7:0] ZERO[7:0] IAA[20:16] 0 0 0 0 0 IMMAINCHG IMPOSTCHG 0 0 0 IRMAINCHG IRPOSTCHG 0 0 0 0 IEC61937 0x19 FsCnt R 0x00 FSCNT[7:0] 0x1A MainMod R 0x00 MAINMOD[7:0] 0x1B PostMod R 0x00 POSTMOD[7:0] R 0x00 0x1C Stream 0x1D PrgMod R/W 0x00 PRGMOD[1:0] 0 DTSCDIGN 0x1E Dly0 R/W 0x00 0 0 0 0x1F Dly1 R/W 0x00 0x20 Download R/W 0x00 RDLMODE 0 0x21 OutMode R/W 0x00 VOLON 0 DUALMOD[1:0] 0x22 NoiseMode R/W 0x00 PNWN 0 0 0x23 NoiseLevel R/W 0x00 0 DSNIGN DSNSEL[2:0] DELAY[11:8] DELAY[7:0] CHISEL[2:0] CHCNFG[1:0] DL OUTMOD[3:0] 0 0 0 NOISEFS[1:0] NOISELEV[7:0] SDly R/W 0x00 0 0 0 0x25 CDly R/W 0x00 0 0 0 0 0 0x26 BSDly R/W 0x00 0 0 0x27 Switch R/W 0x00 RBOUTOFF LFEOUTOFF LBOUTOFF COUTOFF RSOUTOFF 0x28 LVolume R/W 0x00 LVOL[7:0] 0x29 RVolume R/W 0x00 RVOL[7:0] SDELAY[4:0] CDELAY[2:0] BSDELAY[5:0] 0x2A LSVolume R/W 0x00 LSVOL[7:0] 0x2B RSVolume R/W 0x00 RSVOL[7:0] 0x2C CVolume 0x2D LSVolume R/W 0x00 LBVOL[7:0] 0x2E LFEVolume R/W 0x00 LFEVOL[7:0] 20 ZEROFLG STREAM[7:0] 0x24 R/W 0x00 DTSCD[1:0] CVOL[7:0] LSOUTOFF ROUTOFF LOUTOFF YSS944/943/940 0x2F 0x30 0x31 RBVolume R/W 0x00 MasterVolume R/W RBVOL[7:0] 0x00 MVOL[7:0] LScaleH R/W 0x00 LSCALE[15:8] 0x32 LScaleL R/W 0x00 LSCALE[7:0] 0x33 RScaleH R/W 0x00 RSCALE[15:8] 0x34 RScaleL R/W 0x00 RSCALE[7:0] 0x35 LSScaleH R/W 0x00 LSSCALE[15:8] 0x36 LSScaleL R/W 0x00 LSSCALE[7:0] 0x37 RSScaleH R/W 0x00 RSSCALE[15:8] 0x38 RSScaleL R/W 0x00 RSSCALE[7:0] CSCALE[15:8] 0x39 CScaleH R/W 0x00 0x3A CScaleL R/W 0x00 CSCALE[7:0] 0x3B LBScaleH R/W 0x00 LBSCALE[15:8] LBScaleL R/W 0x00 0x3C LBSCALE[7:0] 0x3D LFEScaleH R/W 0x00 0x3E LFEScaleL R/W 0x00 LFESCALE[7:0] 0x3F RBScaleH R/W 0x00 RBSCALE[15:8] 0x40 RBScaleL R/W 0x00 0x41 SimMode R/W 0x00 0x42 TC R/W 0x00 0x43 BMMode R/W 0x00 0x44 HDynrng R/W 0x00 LDynrng R/W 0x00 0x45 LFESCALE[15:8] RBSCALE[7:0] ALLDELAY DELAYOFF 0 0 0 0 BASS[3:0] 0 0 0 0 0 BMMODE 0 0 TREBLE[3:0] 0 0 0 0 HDYNRNG[7:0] LDYNRNG[7:0] 0x46 PCMMode0 R/W 0x00 PCMEMPON PCMDLY 0x47 PCMMode1 R/W 0x00 0x48 AC3Mode0 R/W 0x00 PCMDS 0 0x49 AC3Mode1 R/W 0x00 0x4A DTSMode0 R/W 0x00 0x4B DTSMode1 R/W 0x00 0 0x4C AACMode0 R/W 0x00 AACMIX 0x4D AACMode1 R/W 0x00 PCMDCCUTON PCMIGN PCMFS[3:0] PCM20MOD[2:0] 0 AC3P11OFF AC3DIALOFF AC3DITHOFF AC3CRCOFF AC3KARAOKE AC3STAUTO 0 0 DTSEXT[1:0] AC320MOD[2:0] DTSDITHOFF 0 0 AC3S2MOD[2:0] 0 0 DTS20MOD[2:0] AACMIXSET AACMIXLEV AACCRCOFF AC3COMP[1:0] DTSDIAL DTSCOMP DTSS2MOD[2:0] 0 0 0 0 0 0x4E Reserved R/W 0x00 0 0 0 0 0 0 0 0 0x4F Reserved R/W 0x00 0 0 0 0 0 0 0 0 Reserved R/W 0x00 0 0 0 0 0 0 0x50 0x51 PL2XMode0 R/W 0x00 0x52 PL2XMode1 R/W 0x00 PL2XDECMOD[1:0] AAC20MOD[2:0] 0 0 0 PL2XINVMAT PL2XSPLIT PL2XRSINV PL2XAIBON PL2XDIMCFG[3:0] 0x53 Neo6Mode0 R/W 0x00 0x54 Neo6Mode1 R/W 0x00 N6CGAINON N6DECMOD 0 0 Reserved R/W 0x00 0 0 0 0x56 RunTime R/W 0x00 RDLFLG RDLEND 0 PL2XCWCFG[2:0] 0 0 Reserved R/W 0x00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RDLCNT[4:0] 0 0 0x58 Bitstream0 R/W 0x00 0x59 Bitstream1 R/W 0x00 0x5A Bitstream2 R/W 0x00 Main decoder’s decode information output 0 Main decoder’s decode information output Main decoder’s decode information output Bitstream3 R/W 0x00 Main decoder’s decode information output 0x5C Bitstream4 R/W 0x00 Main decoder’s decode information output 0x5D Bitstream5 R/W 0x00 Main decoder’s decode information output 0x5E Bitstream6 R/W 0x00 Main decoder’s decode information output 0x5F Bitstream7 R/W 0x00 Main decoder’s decode information output 0x60 Bitstream8 R/W 0x00 Main decoder’s decode information output 0x61 Bitstream9 R/W 0x00 Main decoder’s decode information output 0x62 Bitstream10 R/W 0x00 Main decoder’s decode information output 0x63 Bitstream11 R/W 0x00 Main decoder’s decode information output 0x64 Bitstream12 R/W 0x00 Main decoder’s decode information output 0x65 Bitstream13 R/W 0x00 Main decoder’s decode information output 0x5B PL2XSRFIL[1:0] N6CGAIN[6:0] 0x55 0x57 AACS2MOD[2:0] 21 YSS944/943/940 0x66 Bitstream14 R/W 0x00 Main decoder’s decode information output 0x67 Bitstream15 R/W 0x00 Main decoder’s decode information output 0x68 Bitstream16 R/W 0x00 Main decoder’s decode information output 0x69 Bitstream17 R/W 0x00 Main decoder’s decode information output 0x6A Bitstream18 R/W 0x00 Main decoder’s decode information output 0x6B Bitstream19 R/W 0x00 Main decoder’s decode information output 0x6C Bitstream20 R/W 0x00 Main decoder’s decode information output 0x6D Test 0x6E Test Access prohibited. Access prohibited. 0x6F Test Access prohibited. 0x70 Test Access prohibited. 0x71 Test Access prohibited. 0x72 Test Access prohibited. 0x73 Test Access prohibited. 0x74 Test Access prohibited. 0x75 Test Access prohibited. 0x76 Test Access prohibited. 0x77 Test Access prohibited. 0x78 Test Access prohibited. 0x79 Test Access prohibited. 0x7A PLL0 R/W 0x1B 0x7B PLL1 R/W 0x00 0x7C nReset R/W 0x00 0x7D Power R/W 0x80 0x7E ADAMID R 0x01 0x00 0x7F DevID R 0x03 0 PLL_F[6:0] PLL_OD[1:0] nRESET PLL_RDIV1 0 PD[1:0] 0 0 0 0 0 0 0 0 0 [Note] Register addresses 0x6D to 0x79 comprise a test area. values are undefined. Access conditions for other addresses are shown below. 0 22 PLL_R[4:0] 0 IC[3:0] 0 UP DOWN ADAM_ID[2:0] DEV_ID = 0x03 Writing of values to this area is prohibited and read (Bold frame) indicates area that is accessible regardless of PD[1:0] value. (Narrow frame) indicates area that is accessible only when PD[1:0] = 00. When PD[1:0] is not “00” values in this area are undefined when read or written. (Shaded) indicates areas reserved for future expansion. Write zeros to these areas. Their output is undefined. YSS944/943/940 Electrical Characteristics (1) Absolute Maximum Ratings Item Symbol Min. Max. Unit -0.5 4.6 V -0.5 1.68 V VDD1 Power supply voltage 1 (3.3 V) AVDDR AHVDD AHVDDG Power supply voltage 2 (1.2 V) VDD2 DVDD Input voltage1 Note 1) VI -0.5 5.5 V Input voltage2 Note 2) V12 -0.5 4.6 V TSTG -50 125 °C Storage temperature Condition: All GND pins (VSS, AVSSR, AHVSS, AHVSSG, and DVSS) are 0 V. Note 1) Applies to input pins other than the X1 pin. Note 2) Applies to the X1 pin. (2) Recommended Operating Conditions Parameter Symbol Min. Typ. Max. Unit 3.0 3.3 3.6 V 1.14 1.2 1.26 V -40 25 85 °C VDD1 Power supply voltage 1(3.3 V) AVDDR AHVDD AHVDDG Power supply voltage 2(1.2 V) Operating temperature VDD2 DVDD Top Condition: All GND pins (VSS, AVSSR, AHVSS, AHVSSG, and DVSS) are 0 V. (3) Current Consumption Parameter Condition Min. Typ. Max. Unit Power consumption Notes 1 and 4) 211 395 mW 3.3 V current consumption(normal operation mode) Notes 1, 2, and 4) 13 21 mA 1.2 V current consumption(normal operation mode) Notes 1, 3, and 4) 140 253 mA 3.3 V current consumption (power-down mode) Notes 1, 2, 5 and 6) 35 90 µA 1.2 V current consumption (power-down mode) Notes 1, 3, 5, and 6) 15 85 mA Note 1) Typical values are typical under the recommended operating conditions. Maximum values are the maximum conditions under the recommended operating conditions. Note 2) Total current of VDD1, AVDDR, AHVDD, and AHVDDG Note 3) Total current of VDD2 and DVDD Note 4) Typical value is at Dloby Digital. Maximum values are at PCM 2-chanel 192kHz+Dolby Pro Logic IIx+Bass Management. Note 5) Value in power-down mode 3. XI input is at high level. Note 6) The current consumption increases during power-down at higher temperatures. 23 YSS944/943/940 (4) DC Characteristics Parameter Symbol High level input voltage (1) VIH1 VIL1 VIH2 VIL2 VOH VOL IOH IOL ILI RU CI Low level input voltage (1) High level input voltage (2) Low level input voltage (2) High level output voltage Low level output voltage High level output current Low level output current Input leakage current Pull-up resistance Input pin’s capacitance Condition XI pin Min. 0.8VDD1 XI pin Input pin other than XI Note 1) 2.2 Typ. Max. Unit VDD1 V 0.2VDD1 V 5.25 V 0.8 V Input pin other than XI Note 1) IOH = -1.0 mA, Note 2) IOL = 1.0 mA, Note 2) Pin without pull-up resistor 2.4 V 0.4 V -1.0 mA 1.0 mA -1 1 µA 37 72 kΩ 7 pF Note 1) All input pins other than XI are tolerant of 5 V. Note 2) Applies to all output pins other than XO. No rating for the XO output voltage level. 24 YSS944/943/940 (5) AC Characteristics (a) Power up, Hardware Reset, and clock No. Parameter Symbol Condition Min. 1 2 3 4 nIC time 1 nIC time 2 XI clock frequency XI clock duty Internal operating clock cycle TIC1 TIC2 fXIN XDUTY Figure 1) below Figure 2) below 5 1 TCLK Note 1) Power ON time TV1V2 Note 2) Note 3) 5 6 Typ. Max. Unit 60 ms µs MHz % 12.288 40 1000/178.176 0 1 ns 1 1 s s Note 1) When using recommended XI input and recommended PLL setting. The internal operating clock frequency is 178.176 MHz. Note 2) When Shortcut key barrier diode is not connected The 3.3 V power supply (VDD1, AVDDR, AHVDD, and AHVDDG) should be started before the 1.2 V power supply (VDD2 and DVDD). Note 3) When Shortcut key barrier diode is connected Insert a Shortcut key barrier diode with forward voltage of 0.4 V or less between the 3.3 V power supply (VDD1, AVDDR, AHVDD, and AHVDDG) and 1.2 V power supply (VDD2 and DVDD) (cathode is VDD1 and anode is VDD2). The 3.3 V power supply and 1.2 V power supply can be started in either order. Note 4) The time interval of power ON or OFF between 3.3V power supply and 1.2V power supply must be within one second. Only one power keep on supplying, LSI would be damaged. 1) At power-on 6 1 VDD1, AVDDR, AHVDD, AHVDDG VDD2, DVDD XI nIC • If a crystal oscillator is connected, this includes the time between power supply stabilization and oscillator stabilization. • Turn on the power when nIC is at low level. 2) In normal operation mode 2 nIC • The XI input and power supply must be stabilized. • If XI oscillation has stopped during initialization in power-down mode, time is required to stabilize the oscillation. 25 YSS944/943/940 (b)Microprocessor interface No. Parameter Symbol 1 2 3 4 5 6 7 8 9 MISCK cycle MISCK rise time MISCK fall time MISCK high level time MISCK low level time nMICS and MISI setup time nMICS and MISI hold time MISO output delay time MISO output High-Z time tcc tcr tcf tch tcl tset thold tdelay tz Note 1) Condition Min. Typ. Max. 160 20 20 80 80 10 10 Note 1) Note 1) CL = 50pF CL = 50pF 50 20 Satisfy the setup time/hold time (vs. MISCK) on starting/ending transfer, with nMICS = L. nMICS 6 3 1 2 5 4 7 MISCK 6 7 MISI 8 MISO 26 High-Z 9 Unit ns ns ns ns ns ns ns ns ns YSS944/943/940 (c) Audio interface 1) SDIMCK No. 1 2 3 4 Parameter Symbol SDIMCK input frequency SDIMCK duty SDIMCK rise time SDIMCK fall time Condition Min. Typ. fIMCK dIMCK tIMR tIMF Max. Unit 25 10 10 MHz % ns ns Max. Unit 25 MHz % ns ns 50 1 2 2 SDIMCK 3 4 2) SDOMCK No. Parameter Symbol 1 2 3 4 SDOMCK output frequency SDOMCK duty SDOMCK rise time SDOMCK fall time fOMCK dOMCK tOMR tOMF Condition Min. Typ. 50 Note 1) CL = 50pF CL = 50pF 10 10 Note 1) When MSEL[1:0] = 00 has been set and “through” has been selected for SDIMCK, the SDOMCK duty factor is affected by the SDIMCK duty factor. 1 2 2 SDOMCK 3 4 27 YSS944/943/940 3) SDIBCK, SDIWCK, SDI3 to SDI0 (slave operation) No. Parameter Symbol 1 2 3 4 5 6 SDIBCK input frequency SDIBCK duty SDIBCK rise time SDIBCK fall time SDIWCK and SDI3-0 setup time SDIWCK and SDI3-0 hold time fIBCK dIBCK tIBR tIBF tIWS tIWH Condition Min. Typ. Max. Unit 12.5 MHz % ns ns ns ns 50 Note 1) 10 10 10 10 Note 1) The polarity of SDIBCK can be changed by SDIBP. In the figure below, SDIBP = 0. 1 3 4 2 2 SDIBCK 5 6 SDIWCK 5 6 SDI3-0 4) SDOBCK, SDOWCK, SDO3 to SDO0 (slave operation) No. 1 2 3 4 5 6 7 Parameter Symbol SDOBCK input frequency SDOBCK duty SDOBCK rise time SDOBCK fall time SDOWCK setup time SDOWCK hold time SDO3-0 output delay time fOBCK dOBCK tOBR tOBF tOWS tOWH tODLY Condition Min. Typ. SDOWCK 7 SDO3-0 28 MHz % ns ns ns ns ns 10 10 CL = 50pF 30 In the figure below, SDOBP = 0. 2 2 SDOBCK 5 12.5 10 10 1 4 Unit 50 Note 1) Note 1) The polarity of SDOBCK can be changed by SDOBP. 3 Max. 6 YSS944/943/940 5) SDOBCK, SDOWCK, SDO3 to SDO0 (master operation) No. Parameter Symbol Condition Note 2) Notes 1 and 3) CL = 50 pF 1 SDOBCK output frequency fOBCK 2 SDOBCK output duty factor dOBCK 3 4 SDOBCK rise time SDOBCK fall time tOBR tOBF 5 SDOWCK, SDO3 to SDO0 Output delay time tODLY CL = 50 pF 6 SDIBCK → SDOBCK Output delay time tOBDLY CL = 50 pF Note 4) Min. Typ. Max. Unit 12.5 MHz 50 % 10 10 ns ns -15 15 ns 0 25 ns CL = 50 pF Note 1) The output polarity of SDIBCK and SDOBCK can be changed by DSIBP and DSOBP. In the figure below, SDOBP = SDOBP = 0. Note 2) Although output divided from SDIMCK can be selected for SDOBCK via WBSEL[2:0], operation is not guaranteed if SDIMCK’s frequency exceeds the range noted above. Note 3) When “SDIBCK through” has been selected (WBSEL[2:0] = 00), the SDDBCK output duty factor is affected by the SDIBCK duty factor. Note 4) When “SDIBCK through” has been selected (WBSEL[2:0] = 00). 6 SDIBCK 1 3 4 2 2 SDOBCK 5 SDOWCK 5 SDO3-0 29 YSS944/943/940 (d)External memory interface When EM_CYC = c, EM_WEH = w, and EM_OEH = o, the timing is as described below. 1) Read No. Parameter Symbol Condition tRCYC Min. Typ. tASR+tREP+tAHR Unit 1 Read cycle time 2 Address access time tAA CL = 20 pF CL = 20 pF 3 nMEMOE access time tEAC CL = 20 pF 4 5 Data setup time Data hold time tDSR tDHR 6 Address setup time tASR CL = 20 pF TCLK×1 ns 7 Address hold time tAHR CL = 20 pF TCLK×(2^o+1) ns 8 nMEMOE pulse width tREP CL = 20 pF TCLK×(2c+2) ns 25 0 MEMA18-0 nMEMCE 6 8 7 nMEMOE nMEMWE 3 2 4 MEMD7-0 ns TCLK×(2c+3)-25 ns TCLK×(2c+2)-25 ns ns ns 1 30 Max. Read Data 5 YSS944/943/940 2) Write No. Parameter Symbol Condition Min. Typ. Max. Unit TCLK×(2c+5+2w) ns 0 TCLK×(w+1) ns 0 TCLK×(w+2) ns CL = 20 pF TCLK×(w+1) ns tAHW CL = 20 pF TCLK×(w+2) ns tWEP CL = 20 pF TCLK×(2c+2) ns 1 Write cycle time tWCYC CL = 20 pF 2 Data setup time tDSW CL = 20 pF 3 Data hold time tDHW CL = 20 pF 4 Address setup time tASW 5 Address hold time 6 nMEMWE pulse width 1 MEMA18-0 nMEMCE nMEMOE 4 6 5 nMEMWE 2 MEMD7-0 3 Write Data 31 YSS944/943/940 Example of System Configuration The YSS944/943/940 is connected to CODEC (ADC/DAC) or DIR/DIT via the audio interface. The YSS944/943/940 is connected to a microprocessor for control via the microcomputer interface. External memory (SRAM) is an option when using the input/output delay function. The YSS944/943/940 can be used with only the internal RAM (without connecting external memory). ADAMB SDO0 SDI1 (YSS944/943/941) SDO1 SDO2 XI ADC SDOMCK SDOBCK SDOWCK SDI0 XO DIR nMICS MISCK MISI MISO SDIMCK SDIBCK SDIWCK Digital input Analog input nIC MEMA18-0 MEMID7-0 nMEMCE nMEMOE nMEMWE Reset nINT Microprocessor 12.288MHz (SRAM) optional 32 SDO3 Digital output DIT Analog output DAC YSS944/943/940 ( Package Dimensions The shape of the molded corner may slightly differ from the shape in this diagram. The figure in the parentheses ( ) should be used as a reference. Plastic body dimensions do not include resin burr. UNIT: mm The storage and soldering of LSIs for surface mounting need special consideration. For detailed information, please contact your local Yamaha agent 33 YSS944/943/940