CobraNet™ EV-2 Digital Audio Networking Processor CobraNet TM EV-2 Development System Manual ©Copyright 2005 Cirrus Logic, Inc. http://www.cirrus.com SEP 2005 EV-2MAN21 CobraNet™ EV-2 Contacting Cirrus Logic Support For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to www.cirrus.com IMPORTANT NOTICE Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR W ARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO W ARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED W ARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, W ITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION W ITH THESE USES. Cirrus Logic, Cirrus, the Cirrus Logic logo designs, CobraNet, and DSP Conductor are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners. SPI is a registered trademark of Motorola, Inc. 2 Rev. 2.1 CobraNet™ EV-2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Getting Started . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Required Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Included: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Not Supplied: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Setup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Switch and Connector Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 J300 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 J401 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 J700 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 P450 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 P501 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 P504 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 SW200 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 SW201-SW204 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 SW500 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Detailed Description of EV-2 Components . . . . . . . . . . . . . . . . . . . . . . . . . . 11 The Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Microcontroller Memory Space: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Microcontroller Port Connections: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Interfacing the Microcontroller to the CM . . . . . . . . . . . . . . . . . . . . . . . . .13 Programming the Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 Interfacing Serial Audio to the CM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 Configuring the FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Functional Discussion of FPGA Operation . . . . . . . . . . . . . . . . . . . . . . . .18 Hex Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 EV-2 Schematics, Page-by-Page Description . . . . . . . . . . . . . . . . . . . . . . . .22 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Microcontroller and Hex Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 A/D Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 D/A Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Connectors and Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Optional VCXO and clock buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 AES3 Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Power Supply Conditioning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Appendix A: Definition of Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Appendix B: EV-2 Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Appendix C: Other Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Appendix D: EV-2 Schematic Drawings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Appendix E: EV-2 Command Line Interface. . . . . . . . . . . . . . . . . . . . . . . . . . 38 Rev. 2.1 3 CobraNet™ EV-2 Introduction The EV-2 provides a means of evaluating the CM-1 or CM-2 CobraNet™ Modules and the Cirrus Logic CobraNet Silicon Series of devices. In addition to evaluating the CM-1 or CM-2 (hereafter collectively referred to as the CM except where differences between the CM-1 and CM-2 exist), the user may also use the EV-2 as a development platform and as an example interface for CMs, the Cobranet Silicon Series, and other CobraNet related projects. The EV-2 connects to the CM via the module's host interface. An 8051-type microcontroller interfaces to the CM's host port, and a simple audio router on the EV-2 allows multiple audio inputs and outputs to connect to the CM's serial audio interface. The EV-2 software provides a simple interface for audio routing on the EV-2, as well as development support. C M VCXO M O D U L E I N T E R F A C E FPGA ADC Analog Input DAC Analog Output AES Output Input LEDs 8051 SRAM Hex Switches RS232 Interfaces Figure 1. EV-2 Block Diagram Features*: • Analog audio I/O: Two channels of analog audio input converted to high quality, 24-bit, 48 kHz or 96 kHz digital audio. Two channels of 24-bit, 48 kHz or 96 kHz digital audio converted to high quality, analog audio output. Refer to Appendix B for audio I/O specifications. • Digital audio I/O: One stream of AES3 input and one stream of AES3 output. An AES3 stream is two channels of digital audio. The AES3 input stream is sample rate converted. • 8051-type microcontroller: 64kB on-chip Flash Program Memory, 1kB internal SRAM, 32kB external SRAM and in-system programmability. • Field programmability: The supplied EV-2 software provides a means to reprogram EV-2 microcontroller firmware for field upgrades or user development. • RS232 Interfaces: Two RS232 interfaces, one direct to the CM and another to the microcontroller. Rev. 2.1 4 CobraNet™ EV-2 • Routing flexibility: Route from any audio source to any audio sink using the supplied EV-2 software. Route to and from the CM as well as within the EV-2. • Sine wave generation: A sine wave test tone may be used as an alternate audio source. Minimal frequency and gain control is provided. • Hex switches: Four hex formatted switches may be used for network identification of the CobraNet module and/or user development. • Command line interface: The 8051, via its RS232 serial interface, can be used to configure the CM using a command line interface.Cobranet HMI variables can be viewed and modified using this interface. Refer to Appendix E for a description of the Command line interface. • LED display: Three LED indicators are provided and may be used for user development. • Power supply: Uses standard computer ATX power supply (not included). *The EV-2 has gone through a hardware revision to incorporate state-of-the-art A/D and D/A converters from Cirrus logic. The new revision board is identified by a “Rev. E” designator. Most of the changes in this document relate to the new converters and their functionality. Any other changes which differ from the Rev. D board will be identified as such. 5 Rev. 2.1 CobraNet™ EV-2 Getting Started Required Materials Included: The CobraNet EV-2 Development Package ships with the following materials: • EV-2 module w/ CM CobraNet PCB Qty. (2) • 3’ CAT5 crossover cable Qty. (1) • 6 - Pin Phoenix-style audio connectors Qty. (6) NOTE: In order to provide you with the latest versions of our firmware and software development kit (SDK), we use web-based distribution for our updates. To obtain the latest versions of documentation and software, please go to www.cirrus.com/cobranetsoftware. Not Supplied: • Two (2) ATX computer power supplies with cables are required, one for each EV-2 module. These devices are commonly available at computer retail stores. • Audio cables. • RS232 cables. (Not required to pass audio.) Setup Procedure • Using the supplied Phoenix connectors, build audio input and output cables and two AES3 cables (if desired). These will be used to connect your audio input and output devices to the EV-2 modules. For analog audio pin assignments, see Figure 2 or Figure 3 below. For AES3 pin assignments, see Figure 4 below. • Connect a power supply to the ATX Power Connector at P450 on each EV-2 module. • Connect the CAT5 crossover cable between the Ethernet jacks at J5 on each CM board. • Connect a stereo audio source to the analog inputs at J300. • Connect a stereo audio monitor to the analog outputs at J401. • Apply power to both EV-2 modules. • Verify that you have established a proper connection. See Table 1 on page 7 for Ethernet connector LED status The LED CR710, if on, indicates that the AES3 receiver does not detect a valid AES3 data input stream. If AES3 I/O is not being used, this can be disregarded. Otherwise, connect a proper AES3 signal to J700. Note that there must be a valid AES3 input for the AES3 output to work. Rev. 2.1 6 CobraNet™ EV-2 • CR300, when on, indicates an overflow condition detected on the A/D converter. • The units are now ready to pass audio. The audio input at J300 on one board should now appear at J401 on the other board and vice versa. gnd - + gnd - + Input Output J700 AES I/O P450 Hex Switches SW201-4 Power ATX Power Connector SW508 CR710 AES LED StatuAs P504 Serial Bridging Connector Programming Switch System Reset Switch P501 SW200 CobraNet module CM-1 or CM-2 Serial MCU Connector CR300 Ethernet Jacks J5 J401 J6 J300 Audio Outputs (+-gnd) (+-gnd) Audio Inputs (+-gnd) (+-gnd) Figure 2. Connector, Switch and Jack Locations Module CM-1 CM-2 Condition Left LED Right LED Left LED Right LED Conductor Flashing Green Solid Orange Flashing Orange Flashing Green Performer Flashing Green Solid Green Solid Orange Flashing Green Fault Flashing Red Flashing Red Flashing Orange Flashing Orange Table 1: Ethernet Jack Indicator Legend. 7 Rev. 2.1 CobraNet™ EV-2 Switch and Connector Functionality J300 Audio Input Connector: Phoenix-style connector for two-channel balanced audio input, +14.4 dBu maximum (0 dBFS). Refer to Figure 3 for the signal connection. J401 Audio Output Connector: Phoenix-style connector for two-channel balanced audio output, +8.3 dBu maximum (0 dBFS). Refer to Figure 3 for the signal connection. + Left gnd + Right gnd Figure 3. Analog Audio Input and Output Phoenix-style Connectors J700 AES3 I/O Connector: Phoenix-style connector for an AES3 stream. Refer to Figure 4 for the signal connection. For the AES3 tranceiver to operate properly a vailid AES3 signal must be provided at the AES3 input. + gnd Output + gnd Input Figure 4. AES3 I/O Phoenix-style Connector P450 ATX power supply connector: ATX power supply is not included with this kit. P501 9-Pin, D-Type Connector: RS232 connection for communicating with the EV-2 microcontroller using the supplied routing software or a command line interface ( see Appendix E ). Data format is 19200, e, 8, 1. P504 9-Pin, D-Type Connector: RS232 connection to the CM for serial bridging. The default data format is 19200 baud, 9-bit format for the CM-1. 9-bit format supports any 8 bit format with parity such as 19200, e, 8, 1. The default data format for the CM-2 is 19200 baud, 8-bit format. Rev. 2.1 8 CobraNet™ EV-2 SW200 Programming switch: The EV-2 microcontroller can be programmed via its serial port, connector P501. The supplied software can be used to perform field updates to the board's code and firmware. This programming capability is initially disabled, but can be enabled by setting the hex switches to FFF8H and then clicking on the "Hex Switches" display (see Figure 6 ). For more information about the programming mode, please refer to the Programming the Microcontroller section. SW201-SW204 Hex switches: SW201-SW204 may be used to uniquely identify the unit on a network. Valid settings fall within the range 0000-FFEF (values FFF0-FFFF are reserved). Changing these values updates the value of the CobraNet module's SNMP variable, sysName, to the current hex switch value. Through SNMP, the user may query this variable. The SNMP response is of the form "PEAK_AUDIO_EVAL-SWwxyz", where the wxyz represents the hex values of the switches in ASCII format. SW500 System reset switch: This momentary switch resets the EV-2 and attached CM, and initiates calibration operations for the analog-to-digital converter (ADC) and digital-to-analog converter (DAC). Software The EV-2 is supplied with the CNEval.exe application, which may be used to setup audio routes on the EV-2 (this should not be confused with routing audio over the CobraNet network). The EV-2 has seven sources of audio input, with each source consisting of a stereo pair of audio channels. The sources are: • Four Synchronous Serial Interface (SSI) audio streams from the CM • An AES3 audio input stream. • One audio stream from the ADC (Rev. D boards had two audio streams from the ADC) • A sine wave generator, a stream of two identical 24-bit resolution sine waves. Using CNEval.exe, the user can route any of these seven source streams to any of the six output streams. The available output streams are: • The four SSI audio streams going to the CM • One going to the DAC • One to the AES3 transmitter. CNEval.exe communicates with the EV-2 via an RS-232 serial connection. CNEval.exe can communicate using either COM1 or COM2 of the PC on which it is running. The connection from computer to EV-2 must be made as follows: • 9 Connect a straight-through, male-to-female, 9-pin RS232 cable to EV-2 connector P501. Rev. 2.1 CobraNet™ EV-2 • Select the appropriate PC serial port. The software will attempt to make contact with the EV-2. • Once communication is established, the routing can then be configured. (See Figure 5 below for an example of a routing scheme.) Figure 5. Screen Shot of EV-2 Software - Audio Routing Interface The default on power up state of the EV-2 is for the ADC and DAC to be the source and sink respectively, using the CM’s SSI #0 I/O stream. The audio is then transmitted/received via a CobraNet Bundle to/from the other CM. This allows evaluation of the CobraNet module in the analog domain without any configuration. The EV-2 software also has a programming mode that may be used to perform field updates of the EV-2 microcontroller code. For more information about the programming mode, please refer to the section Programming the Microcontroller below. Besides the Route panel, the HMI panel under the Panels menu allows the user to configure some HMI variables for evaluation purposes. From the HMI panel the user can set receiver and transmitter bundle assignments as well as changes latency, data format, and sample rate. The Peek menu provides a means to view HMI variables. In the various panels under Peek, items that are in an indented text field are ones which are read/write. These can not be changed from the Peek panels but are there to alert the user that these are variables that could be changed via SNMP or the Host port. Rev. 2.1 10 CobraNet™ EV-2 Detailed Description of EV-2 Components The Microcontroller The microcontroller on the EV-2 is a Philips Semiconductor P89C51RD2. This microcontroller has 64 kByte of internal Flash Program Memory and 1 kByte of Static RAM. The microcontroller is field programmable using the provided CNEval.exe software. The microcontroller's clock rate is 33Mhz. Philips P89C51RD2 preliminary specification for programming information and part usage may be found on the Philips Semiconductor website: http://www.semiconductors.philips.com. Microcontroller Memory Space: Besides the internal program and data memory space the microcontroller also has an external 64k data memory space. The microcontroller is hard-wired to execute from internal Flash Program Memory only. The Flash Program Memory has been segmented to store both Program and FPGA configuration data. The Program Memory map is shown in Table 2 on page 11 and the data memory map is shown in Table 3 on page 11: Memory Location Description 0x0000-0xBFFF Program Memory 0xC000-0xFFFF FPGA Configuration Data Table 2: Flash Program Memory Map Memory Location Description 0x0000- 0x02FF Internal Static RAM 0x0300-0x7FFF External Static RAM 0x8000-0x87FF Unused 0x8800 FPGA express mode configuration* 0x8801-0xFFFF Unused Table 3: Microcontroller Data Memory Map After Reset but Before FPGA Configuration *After reset, the FPGA is the only device in the upper 32k of the data memory space. The microcontroller is then able to configure the FPGA and once configured the FPGA performs more sophisticated address decoding of the upper data memory space. Refer to the FPGA section of this document for a detailed description of the configuration process and a listing of the current EV-2 FPGA firmware memory map. 11 Rev. 2.1 CobraNet™ EV-2 Microcontroller Port Connections: Port 0: used for the address/data (AD) bus. Once configured, the FPGA latches the lower address byte from the AD lines. Port 1: used for several purposes as shown in Table 4 on page 12. Bit # Name of Signal I/O Description 0 INIT_IO# I Used when configuring the FPGA. Refer to Xilinx Spartan datasheet for more detail. 1 PROGRAM# O Used to initiate the FPGA configuration. Refer to Xilinx Spartan datasheet for more detail. 2 MUTE# I Mute signal from the CM module 3 HEX_DATA_IN O Not used. May be used to concatenate settings from other hex switches. 4 HEX_CLOCK O Used to latch the hex switch values into a serial shift register. 5 HEX_SHIFT O Used to shift the hex switch values from the serial shift register. 6 HEX_DATA_OUT O The hex switch value from the serial shift register appears at this input. 7 MCU_P17 O This is used for communication between the FPGA and MCU. Table 4: Port 1 Signal Descriptions Port 2: upper address bus. Port 2 is output only. Rev. 2.1 12 CobraNet™ EV-2 Port 3: See Table 5 on page 13. Bit # Name of Signal I/O Description 0 RXD I RS232 serial port receive signal. 1 TXD O RS232 serial port transmit signal 2 HREQ# O Connected to the CM module host request signal. See CobraNet Technical Datasheet for a complete description of this signal. 3 HACK# I Connected to the CM module host acknowledge signal. See CobraNet Technical Datasheet for a complete description of this signal. May be used as an interrupt request on the microcontroller. 4 Watchdog I Watchdog signal from the CM 5 MCU_P35 I/O Connected to SCI_CLK via the FPGA. Also used to detect sample rate. 6 WR# O Microcontroller write signal. 7 RD# O Microcontroller read signal. Table 5: Port 3 Signal Descriptions Interfacing the Microcontroller to the CM Please refer to the EV-2 schematic, found in Appendix D for information regarding interfacing to the CM. The CM has a host interface that allows a host processor (such as an 8051 microcontroller) to interface to the DSP on the CM. From a hardware perspective the interface to the CM-1 and CM-2 is almost the same,. The host interface signals are a data strobe signal, HDS#; a read/write line, HRW, an 8-bit bi-directional data bus, HD0-HD7, and three address lines, HA0-HA2 on the CM-1 and four address lines, HA0-HA3 on the CM-2. The HEN# line has been configured by the CobraNet software to be ignored or seen as a logic low. Given this host configuration, the interface of the microcontroller to the CM host port is straightforward. In addition to the above signals there are two more, HACK# and HREQ# which can be used as flags to indicate a state change on the CM. With regard to the CM-1 which uses a Motorola DSP56303, care must be taken with the timing of HDS# and HWR. Motorola's timing specifications for the DSP56303 host port in a non-multiplexed, single data strobe mode requires a set up time from the falling edge of HWR# to the falling edge of HDS# of 4.7ns and the hold time from the rising edge of HDS# to the rising edge of HWR# of 3.3ns. The pulse of the HDS# signal must be wholly within the pulse of the HWR# signal with the constraints stated above. Please refer to Motorola's DSP56303 Technical Data sheet for complete information regarding timing and interface issues. This is available for download from the Motorola web site at http://www.freescale.com. 13 Rev. 2.1 CobraNet™ EV-2 In the EV-2 application, the host address lines are generated by the address latch in the FPGA (see Table 6 on page 16) and the host data bus is connected directly to the data bus of the microcontroller. The HREQ# and HACK# signals are connected to the two interrupt inputs of the microcontroller. These signals may be used for data handshaking and asynchronus notification respectively. The final host signal, HRESET#, resets the CM when asserted low. Setting a bit in the host reset register (see Table 6 on page 16) controls this signal. See the discussion of the FPGA below for more information about this signal. Supplemental information regarding the CM Host interface may by found in the section titled "Host Management Interface" in the CS1810xx data sheet available on the Cirrus Logic website: www. cirrus.com. Programming the Microcontroller The EV-2 is designed so that field updates of both the microcontroller firmware and the FPGA firmware are possible. If only the efficacy and performance of the CobraNet paradigm is being evaluated, reprogramming of the microcontroller is not required. However, use of the field program capability may aid in the design of a CobraNet based product. Modifying the Flash Program Memory of the microcontroller constitutes the update. The programming instructions that follow pertain to the supplied EV-2 routing/programming software, CNEval.exe. Programming the microcontroller is a multi-stage process: 1. Install the EV-2 CNEval.exe software on your Windows-based computer. 2. Install an RS232 cable from port 1 or 2 on your PC to P501, the 9-pin D-type connector closest to the center of the board. 3. Run CNEval.exe 4. Change the hex switches (SW201-SW204) to FFF8 (as viewed when looking at the hex switches). You may, as an alternative, click in the narrow recessed panel on the left of the upper status bar. 5. Select "Program" from the Utility menu in CNEval.exe. 6. From the “Serial” drop-down menu select a serial connection, either port COM1 or COM2 based on which is connected. 7. Located near the two serial RS232 connectors is a switch, SW200. This switch must be set to the program mode position. The program position is indicated by silk screen on the EV-2 board. 8. Push switch SW508, the momentary reset switch. SW508 is located just behind the hex switches. 9. Select which firmware to update, either the FPGA or the 8051. 10. Wait for programming to complete. Do not interrupt the programming process! 11. Once programming has completed for the microcontroller or the FPGA firmware, return the programming switch, SW200, to the normal operation position and press the reset switch, SW508. 12. Click OK to return to the main window in CNEval.exe. Rev. 2.1 14 CobraNet™ EV-2 Interfacing Serial Audio to the CM In general, interfacing to most off-the-shelf A/D and D/A converters is straightforward and the CM is no exception. Most signals for a direct connection to these as well as other audio ICs such as the CS8420 AES3 transceiver, are available on the CM module interface connector. Most converters provide for a choice of bit clock and sample (frame) clock polarity, as well as audio data formats such as SPI™ or I2S. The A/D converter, a Cirrus Logic CS5381 is configured for slave operation, which means that it requires a bit clock and a sample (frame) clock input. The master, bit and sample clocks are direct connections from FS512, SCK and FS1 respectively, as is the data stream which comes from one of the SSI ports. The CM can be configured to clock data from either edge of the bit clock, as well as allowing for specifying the polarity of the sample clock. (See the CobraNet website and the CobraNet Technology Datasheet for more information.) This is important since the CS5396 works with sample pairs which need to be phase aligned. The polarity of the sample clock specifies this alignment. For the EV-2 application, the SSI ports of the CM have been programmed to send two channels per port. This allows a straightforward connection without any demultiplexing. The connection to the Cirrus Logic CS4398 D/A converter is similarly straightforward. Like the SCS5381, it uses the FS512, bit clock and sample clock directly from the CM. Data to the DAC and from the ADC are also direct except that they pass through a selector circuit in the FPGA. If a particular design does not include multiple sources of audio, then the connection can be direct to the CM interface connector. FPGA The Field Programmable Logic Array is a Xilinx Spartan(tm) XCS10XLVQ100-4. It is mapped into the microcontroller's memory space. The microcontroller must configure the FPGA after power on or reset. Express mode configuration is used for this part. Refer to the Xilinx Spartan(tm) XL family data sheet for more information on the Express mode configuration operation. This data sheet can be found at the Xilinx web site, http://www.xilinx.com/. The address for configuration is 0x8800. Once configured, the FPGA's two main functions are to decode the microcontroller's address signals and to route audio from a user selected source to a user selected destination. Secondary functions are to generate a sine wave signal and implement registers whose function are mostly of a control nature. A discussion of the memory decoding, routing, sine wave generation and other functions follow. The memory map of the upper 32k of the microcontroller space after configuration, is shown in Table 6 on page 16. Most bit-defined locations use the least significant microcontroller data bus signal AD0 as the controlling bit. Other data bits are ignored on these registers. Power on and reset default for all registers is 0 unless specified otherwise. 15 Rev. 2.1 CobraNet™ EV-2 Memory Location R/W Description 0x8000 W Bit register for green LED, CR903. 0=LED on, 1=LED off. Refer to Table 10 on page 20 for this and other LED registers. 0x8001 W Bit register for red LED, CR904. 0=LED on, 1=LED off. 0x8002 W Bit register for yellow LED, CR905. 0=LED on, 1=LED off. 0x8004 W Bit register for green LED blink control. 0=blink off, 1=blink on. 0x8005 W Bit register for green LED blink control. 0=blink off, 1=blink on. 0x8006 W Bit register for green LED blink control. 0=blink off, 1=blink on. 0x8008 W DAC audio routing address (see Table 7 on page 18). 0x8009 W Bit register for DAC mute signal. 0=mute on, 1=mute off. 0x800A W Bit register for sample rate mode. 0=48k, 1=96k. Note: use AD1 instead of AD0 0x800B W Bit register for DAC reset signal. 0=reset on, 1=reset off. 0x8010 R Audio Calibration Status. 1=Calibrating, 0=Ready. See the Calibrating Audio section for details. 0x8010 W Manual ADC Calibration. 0=Normal, 1=Calibrate. See the Calibrating the ADC section for details. (Rev. D applicable only) 0x8011 W Bit register for ADC slave/master control. 0=Slave, 1=Master. (Rev. D applicable only) 0x8012 W ADC high pass filter (HPF) select. 0=Enabled, 1=Disabled. 0x8018 W AES3 audio routing address (see Table 7 on page 18). 0x8019 W Bit register for AES3 mute signal. 0=AES output muted, 1=Unmuted. 0x8020 W SSI 0 audio routing address (see Table 7 on page 18). 0x8021 W Bit register for SSI 0 mute signal. 0=Muted, 1=Unmuted. 0x8028 W SSI 1 audio routing address (see Table 7 on page 18). 0x8029 W Bit register for SSI 1 mute signal. 0=Muted, 1=Unmuted. Table 6: Microcontroller Memory Map of Upper 32k After FPGA Configuration Rev. 2.1 16 CobraNet™ EV-2 Memory Location R/W Description 0x8030 W SSI 2 audio routing address (Table 7 on page 18). 0x8031 W Bit register for SSI 2 mute signal. 0=Muted, 1=Unmuted. 0x8038 W SSI 3 audio routing address (Table 7 on page 18). 0x8039 W Bit register for SSI 3 mute signal. 0=Muted, 1=Unmuted. 0x8040 Note 1 CM-1 Host Port ICR register. CM-2 Message-A register. 0x8041 Note 1 CM-1 Host Port CVR register. CM-2 Message-B register. 0x8042 Note 1 CM-1 Host Port ISR register. CM-2 Message-C register. 0x8043 Note 1 CM-1 Host Port IVR register. CM-2 Message-D register. 0x8044 Note 1 CM-1: Unused. CM-2 Data-A register. 0x8045 Note 1 CM-1 Host Port Data register high. CM-2 Data-B register. 0x8046 Note 1 CM-1 Host Port Data register middle. CM-2 Data-C register. 0x8047 Note 1 CM-1 Host Port Data register low. CM-2 Data-D register. 0x8048 Note 1 CM-2 Host Control Register. 0x8049 Note1 CM-2 Host Status Register. 0x8051 W Bit register for Host reset signal. 0=Asserted, 1=Deasserted. 0x8052 W Bit register for Host interface mode. 0=Motorola, 1=Intel 0x8054 W Signal MCU_P35 is either SCI_CLK from the CM or FS1 from the CM. 0=SCI_CLK, 1=FS1. 0x8058 R/W 0x8060 R FPGA configuration major version. 0x8061 R FPGA configuration minor version. 0x8062 R FPGA configuration revision number. 0x8070 R/W Sinewave Gain register. See Table 9 on page 19. 0x8078 R/W Sinewave Frequency register. See Table 8 on page 19. Auxiliary lines. Not used, for test purposes only. Table 6: Microcontroller Memory Map of Upper 32k After FPGA Configuration Note 1: The FPGA only decodes this address. The actual register is located on the CM. See the Motorola DSP56303 users manual or the CS18101 manual for a discussion of each of these host port registers. 17 Rev. 2.1 CobraNet™ EV-2 Configuring the FPGA The FPGA is configured from data that is stored in the upper 16kbytes (0xC000-0xFFFF) of the microcontroller’s Flash Program Memory. The microncontroller code for configuring the FPGA uses express mode which writes byte-wide data to the FPGA. Refer to the Xilinx Spartan XL family data sheet for more information on the express mode configuration operation. The address used for writing configuration data is 0x8800. Functional Discussion of FPGA Operation Routing of Audio Data The routing of audio data is achieved by a simple 8 to 1 multiplexing operation; for each audio destination three data bits in an a register in the FPGA select the source. For example, the three data bits in the D/A audio routing register determine which audio source is selected to appear at the analog outputs (J401). Table 7 on page 18 shows the definition of the data bits and the respective audio source. microcontroller data bit AD2 AD1 AD0 Audio Source 0 0 0 CM SSI 0 0 0 1 CM SSI 1 0 1 0 CM SSI 2 0 1 1 CM SSI 3 1 0 0 ADC 1 0 1 AES3 Input 1 1 0 ADC (low latency, Rev D only) Otherwise same as ADC above. 1 1 1 Sine wave Table 7: Definition of Audio Routing Register Bits Rev. 2.1 18 CobraNet™ EV-2 Sine Wave Generator The FPGA contains a 32-sample, 24-bit, sine table. The table is stepped through at the sample clock rate so the resulting fundamental frequency is 48kHz / 32 samples = 1500Hz and 3000Hz at 96kHz. Limited control over frequency and gain is provided. Listed below are the values to write to the frequency and gain registers in the FPGA. Frequency register data bits AD3 AD2 AD1 AD0 Frequency 48kHz sample rate (96kHz sample rate) 0 0 0 1 1.5 kHz (3.0 kHz) 0 0 1 0 3.0 kHz (6.0 kHz) 0 0 1 1 4.5 kHz (9.0 kHz) 0 1 0 0 6.0 kHz (12.0 kHz) 0 1 0 1 7.5 kHz (15.0 kHz) 0 1 1 0 9.0 kHz (18.0 kHz) 0 1 1 1 10.5 kHz (21.0 kHz) 1 0 0 0 12.0 kHz (24.0 kHz) Table 8: Sine Wave Frequency Register Bit Definitions Gain register data bits AD1 AD0 Gain 0 0 0dB 0 1 -6dB 1 0 -12dB 1 1 -18dB Table 9: Sine Wave Gain Register Bit Definitions 19 Rev. 2.1 CobraNet™ EV-2 LED Control There are two bit registers to control the state of each of three LEDs. The mapping of control bits to LED behavior is described in Table 10 on page 20. The data bit is always AD0. Note that blink overrides on/off but when blink is turned off the LED will go to the state designated by the On/Off bit. On/Off Blink Status 0 0 off 1 0 on 0 1 blink 1 1 blink Table 10: LED Status Calibrating the ADC There is a ten-second warm-up time to allow both the ADC and DAC to settle. All audio is muted during this 10-second warm-up. This warm-up cycle only takes place on system reset which is initiated by either power-up or a user pushing the reset button (SW508). Version Control The FPGA contains three hardwired eight-bit registers that contain an ASCII version number of the FPGA configuration file. The microcontroller reads these registers for version control and reporting purposes. Mute Control Muting comes from three different sources 1) the microcontroller can mute or unmute audio by writing to a bit control register. There is one mute bit control register for each output audio path, 2) the CM asserts its mute signal, and 3) all audio is unconditionally muted during a power on/reset warm-up cycle. Rev. 2.1 20 CobraNet™ EV-2 Hex Switches Four pins on the 8051 allow the hex switches to be read. The EV-2 circuitry associated with the hex switches serves as an example implementing this common CobraNet feature (see Recommended User Interface Practices section in the CobraNet Programmer’s Manual for a discussion of use of this scheme). Requirements include a physical (hardware) mapping of the hex switches to a code (software) within the CM. Some of the requirements to achieve this are listed below: 1. Two of the four signals will be control signals: a Shift/Load# signal where Shift is high and Load is Low. The Load allows for parallel, asynchronous loading of the hex switch data into a shift register and the Shift allows for serial shifting of data out of that register. A clock signal to perform the shifting operation where data changes on the rising end of the clock. The 74HC165 IC is an example of a part that supports this protocol. 2. The other two signals are the shifted data output and an input that will be shifted serially into the shift register concatenating it with the hex data. The intent of this latter signal is to allow for the possibility of concatenating other data, additonal hex switches or otherwise, for application specific enhancements. 3. The software will convert the serial hex data stream to a four-byte ASCII value that represents the switch settings. Figure 6. Example Switch Setting As shown in Figure 6, viewing hex switches from the front, the given switch positions would read as "CA30" in a software query of the hex switch setting. On the EV-2, the microcontoller is responsible for reading the switches through the hardware serial interface and converting those readings to an ASCII representation. This representation is then written to the CM through the host port. Specifically, the EV-2 microcontroller updates the CM's HMI variable, sysName. Using SNMP, the user may query this variable. The SNMP response is of the form "PEAK_AUDIO_EVAL-SWwxyz", where the wxyz represents the hex values of the switches in ASCII format. In the example shown in Figure 6, a query of sysName would return "PEAK_AUDIO_EVAL_SWCA30". 21 Rev. 2.1 CobraNet™ EV-2 EV-2 Schematics, Page-by-Page Description The following sections provide detailed descriptions of the EV-2 schematic drawings contained in Appendix D. Block Diagram This page is a hierarchical block diagram showing an overview of all schematic pages and interconnects between pages. Microcontroller and Hex Switches This page shows an 8051-type microcontroller, its connections, and peripherals. Peripherals include 32kbytes of SRAM, hex switch interface, clock oscillator and programming switch. A/D Converter This circuit is based on the Cirrus Logic CS5381 reference design. See the Cirrus Logic website, http://www.cirrus.com, for a detailed description of the CS5381, its development system, the CDB5381, and reference design, the CRD5381. D/A Converter This circuit is based on the Cirrus Logic CS4398 reference design. See the Cirrus Logic website, http://www.cirrus.com, for a detailed description of the CS4398 and its development system, CDB4398. The CS4398 in the EV-2 design runs in stand-alone mode. Connectors and Interfaces This page shows the CM interface connectors, P510 and P511, as well as the RS232 interface. The reset switch circuit, SW508 and associated components are also included on this page. Optional VCXO and clock buffers Although the CM produces a high quality master clock, in some applications, the master clock my be compromised by long or noisy signal paths (i.e. ribbon cable connection). An optional VCXO circuit is included as an example of re-clocking the master clock (FS512) to attenuate jitter. The VCXO is not installed on the current EV-2 board. Clock buffers are used to recondition the clock from the CM. AES3 Transceiver This circuit uses the Cirrus Logic CS8420 AES3 Transceiver. See the Cirrus Logic website, http://www.cirrus.com, for a detailed description of the CS8420 as well as the evaluation board, the CDB8420. The CS8420 runs in AES3 transceiver mode with input sample rate conversion. For the AES3 tranceiver to operate properly, a valid AES3 signal must be provided at the AES3 input. Power Supply Conditioning The main power connector is a standard ATX connector. The voltage mains are conditioned, as well as protected with transient voltage suppressor diodes. Numerous voltage regulators are used to filter and condition the power supplied to the analog audio section. FPGA This page shows the connections to the FPGA, which is a Xilinx XCS10XL-4VQ100 IC. See the FPGA discussion above for a detailed description of its functionality. Rev. 2.1 22 CobraNet™ EV-2 Appendix A: Definition of Terms This Appendix contains brief definitions of many of the terms used in the discussion of CobraNet and CobraNet networks. Audio Channel A single audio signal. Audio channels on CobraNet have a 48KHz sampling rate and may be 16, 20 or 24 bit resolution. Multiple audio channels may be carried in a Bundle. Audio Stream Two audio signals, i..e. a stereo pair. Audio on the EV-2 is routed in streams. This is equivalent to the SSI data of the CM when in 16 channel mode, i.e. two channels per SSI. Broadcast Addressing Broadcasting is a special case of Multicasting (see multicast below). Whereas it is possible, in some cases, to indicate intended recipients of multicast data, broadcast data is unconditionally received by all DTEs within a network domain. Bundle The basic network transmission unit under CobraNet. Up to 8 audio channels may be carried in a Bundle. Category 5 Cable (CAT5) CAT5 is inexpensive unshielded twisted pair (UTP) data grade cable. It is very similar to ubiquitous telephone cable but the pairs are more tightly twisted. CAT5 cable runs for Ethernet are limited to 100 meters due to signal radiation and attenuation considerations. A CAT5 run in excess of 100 meters may be overly sensitive to electromagnetic interference (EMI). It should be noted that not all CAT5 cable is UTP. Shielded CAT5 also exists but is rare due to its greater cost and a much shorter distance limitations than UTP CAT5. CobraNet CobraNet is a combination of hardware, software and protocol allowing distribution of many channels of digital audio over Fast Ethernet. CobraNet supports switched and repeater Ethernet networks. On a repeater network, CobraNet eliminates collisions and allows full bandwidth utilization of the network. CobraNet uses standard Ethernet packet structure and network infrastructure. CobraNet Device A device in compliance with the CobraNet specification for transmission and/or reception of digital audio and associated sample clock. Conductor CobraNet Device on the network supplying master clock. A conductor arbitration procedure insures that, at any time, there is one and only one conductor per network. Crossover Cable A crossover cable can be used to directly connect two network devices. DTE Short for Data Terminal Equipment, a DTE is any network device that produces or consumes data. A CobraNet Device is a DTE. 23 Rev. 2.1 CobraNet™ EV-2 Ethernet A Local Area Network (LAN) technology that allows transmission of information between computers. Ethernet is, by far, the most widely deployed LAN standard worldwide. Fast Ethernet A newer version of Ethernet, also known as 100BASE-T. It supports data transfer rates of 100Mbps. CobraNet operates on a Fast Ethernet network. Full Duplex Data can be transmitted and received simultaneously. Half Duplex Data can only be transmitted in one direction at a time. Hub Hub is not a technically concise term. The term can be used to refer to either a Repeater Hub or a Switching Hub. Mbps Short for megabits per second, it is a measure of data transfer speed. Multicast Addressing Data which is Multicast is addressed to a group of, or all DTEs on a network. All DTEs receive multicast addressed data and decide individually whether the data is relevant to them. A Switched Hub is typically not able to determine appropriate destination port or ports for multicast data and thus must send the data out all ports simultaneously just as a Repeater Hub does. Multicast addressing is to be avoided when possible since it uses bandwidth network wide and since all DTEs are burdened with having to decide whether multicast data is relevant to them. Multicast Bundle A multicast Bundle supports a one-to-many routing of audio on the network. Ethernet multicast addressing is used to deliver a multicast Bundle. Because a multicast bundle consumes bandwidth network-wide, use of this delivery service must be rationed on a switched network. Network Topology The physical and logical relationship of nodes in a network; i.e., a star, ring, tree, bus, etc. Node A processing location. A node can be a computer, a switch, a CobraNet device, or any other device that has a unique network address. Repeater Hub An Ethernet multi-port repeater. A data signal arriving in any port is electrically regenerated and reproduced out all other ports on the hub. An Ethernet network is typically wired in a star configuration and the hub is at the center. The use of hubs requires that all devices on the network run in half duplex mode. Run Length Each type of media has a limitation in the length of a point-to-point run between two devices. When maximum run length guidelines are exceeded it may not be possible to establish a Rev. 2.1 24 CobraNet™ EV-2 valid network connection or data may be corrupted. Longer distances can be achieved by upgrading the media or using multiple runs in series. Switch/Switching Hub A Switch examines addressing fields on data arriving at each port and attempts to direct the data out the port or ports to which the data is addressed. Data may be buffered within the Switching Hub to avoid the collision condition that may be experienced within a Repeater Hub. A network utilizing Switching Hubs realizes higher overall bandwidth capacity as data may be received through multiple ports simultaneously without conflict. Switches are full-duplex devices. A network utilizing switches to connect network segments is referred to as a switched network. Unicast Addressing Data which is unicast is addressed to a specific DTE. A Switching Hub may examine the unicast address field of the data and determine on which port the addressed DTE resides and direct the data only to that port. Delivery of an e-mail message is an example of unicast data addressing. Unicast Bundle A unicast Bundle supports a one-to-one routing of audio on the network. Ethernet unicast addressing is used to deliver a Unicast Bundle. Because unicast addressing is friendly to Ethernet switches, unicast Bundles should be used for audio delivery whenever possible. Unregulated Traffic Refers to any data transmitted onto a network by non-CobraNet devices. Unregulated traffic is particularly offensive on a repeater network as it interferes with CobraNet's collision avoidance mechanism and can result in audio dropouts. On a switched network, unregulated traffic is only a problem if it appears in such copious quantity as to overload the network. 25 Rev. 2.1 CobraNet™ EV-2 Appendix B: EV-2 Specifications A/D: Cirrus Logic CS5381 AUDIO SPECIFICATIONS: • Two input channels. • Frequency Response (-1 dB from a full-scale 1 kHz sine wave input): 20 Hz to 20 kHz, +-0.1 dB, 48kHz sample rate 20 Hz to 40 kHz, +0.1, -4 dB, 96kHz sample rate • Total Harmonic Distortion plus noise ( full-scale 1k Hz sine wave input ): < -114 dB, 48kHz sample rate < -110 dB, 96kHz sample rate • Dynamic Range (-60 dB from a full-scale 1kHz sine wave input, unweighted): > 115 dB, 48kHz sample rate > 110 dB, 96kHz sample rate • Maximum Input Level: +8.3dBu, balanced differential. • Input Impedance: 20 k Ohms balanced. DIGITAL SPECIFICATIONS • A/D quantization: 24-bit resolution. • Audio Sampling Rate: 48kHz or 96kHz CONNECTOR: 6-Pin Phoenix-type connector. Digital I/O: Cirrus Logic CS8420-CS • AES3 input and output. Input is sample rate converted. CONNECTOR: 6-Pin Phoenix-type connector. OTHER SPECIFICATIONS • Power Consumption: <10 W (includes CM) • Power Connector: Uses standard ATX power supply connector (ATX power supply not included). • RS232 Connection: Non-standard (RX/TX only) EIA-RS232C connection with auto loop back. Connectors are 9-pin D-types. Rev. 2.1 26 CobraNet™ EV-2 D/A: Cirrus Logic CS4398 AUDIO SPECIFICATIONS: • Two output channels. • Frequency Response (-1 dB from a full-scale 1 kHz sine wave input): 20 Hz to 20 kHz, +-0.1 dB, 48kHz sample rate 20 Hz to 40 kHz, +0.1dB, -10 dB, 96k sample rate • Total Harmonic Distortion plus noise ( full-scale 1k Hz sine wave input ): < -106 dB, 48kHz and 96k sample rates • Dynamic Range (-60 dB from a full-scale 1kHz sine wave input, unweighted): > 112 dB, 48kHz and 96k sample rates • Maximum Output Level: +9.75 dBu balanced differential. • Output Impedance: 200 Ohms DIGITAL SPECIFICATIONS • D/A quantization: 24-bit resolution • Audio Sampling Rate: 48kHz and 96kHz CONNECTOR: 6-Pin Phoenix-type connector. 27 Rev. 2.1 CobraNet™ EV-2 Appendix C: Other Resources A comprehensive array of CobraNet information can be accessed at the Cirrus Logic public website. Among the resources available are: FAQs, white papers, datasheets, programmer’s guides, network design guidelines, common network terminology, a listing of recommended and tested Ethernet equipment and set-up information for selected Ethernet switches. The main URL for this site is: http://www.cirrus.com. A developer’s website containing more in-depth technical information is also maintained which targets primarily CobraNet manufacturers and those considering integrating CobraNet into their products. Access to the developer’s website is granted subject to execution of a Non-disclosure Agreement (NDA). Please contact your local Cirrus Logic sales office or distributor for further details. The public CobraNet website can be found at: http://www.cirrus.com/en/products/pro/areas/netaudio.html. The latest documentation and software for CobraNet products can be found at: http://www.cirrus.com/cobranetsoftware. Rev. 2.1 28 29 A B C D Rev. 2.1 1 MCLK SSI_CLK FS1_OUT HPF# AD_RESET# EN_96K AUX_POWER[0..3] FS512_IN SSI_DIN0 SSI_DIN1 SSI_DIN2 SSI_DIN3 TXD HACK# HCS# HWR# HRESET# A[0..2] AD[0..7] ADDR3 RSVD[1..4] DA_RESET# DA_DATA MCLK SSI_CLK FS1_OUT EN_96K DA_CCLK DA_CS# WATCHDOG MUTE# A[0..7] RXD INIT_IO# MRESET HREQ# 1 MCU_P35 MCU_P17 FS1_IN SSI_CLK_IN SSI_DOUT0 SSI_DOUT1 SSI_DOUT2 SSI_DOUT3 RXD WATCHDOG MUTE# HREQ# HEN# MRESET MRESET# EV2_com.sch DA_CDOUT MCLK SSI_CLK FS1_OUT HPF# AD_RESET# EN_96K A/D Converter EV2_AD.sch AD_DATA1 FS512_OUT SCI_CLK AUX_POWER[0..3] FS512_IN SSI_DIN0 SSI_DIN1 SSI_DIN2 SSI_DIN3 TXD HACK# HCS# HRW HRESET# A[0..2] AD[0..7] ADDR3 RSVD[1..4] Common components DA_RESET# DA_DATA MCLK SSI_CLK FS1_OUT EN_96K DA_CCLK DA_CS# AD[0..7] HACK# RD# WR# ALE MCU_CLK A[8..15] TXD PROGRAM# D/A Converter EV2_DA.sch WATCHDOG MUTE# A[0..7] RXD INIT_IO# MRESET HREQ# UPC and logic EV2_8051.sch AD_DATA1 FS512_OUT SCI_CLK FS1_IN SSI_CLK_IN SSI_DOUT0 SSI_DOUT1 SSI_DOUT2 SSI_DOUT3 RXD WATCHDOG MUTE# HREQ# HEN# MRESET MRESET# DA_CDOUT MCU_P35 MCU_P17 MCU_CLK A[8..15] TXD PROGRAM# AD[0..7] HACK# RD# WR# ALE 2 2 Power EV2_pwr.sch MRESET# AES_DOUT AES_BCLK AES_FS1 EN_96K# EN_96K FS512_OUT FS512_IN SSI_CLK_IN FS1_IN DA_CDOUT A[0..7] PROGRAM# INIT_IO# AES_DIN FS512_OUT SSI_CLK FS1_OUT AES_BCLK AES_FS1 FS512_CLK MCLK Cirrus Logic, Inc. AES_DIN FS512_OUT SSI_CLK FS1_OUT AES_BCLK AES_FS1 FS512_CLK MCLK DA_CS# DA_CCLK ADDR3 AD_RESET# HPF# DA_DATA SSI_DIN[0..3] AES_DOUT HWR# HRESET# HEN# HCS# EN_96K EN_96K# DA_RESET# A[0..7] PROGRAM# INIT_IO# Number: 3 File: EV2_Main.Sch Date: 19-Oct-2004 Size: A Sheet 1 of 9 4 4 Revision: 2500 55th Street Suite 210 Boulder, CO 80301 Engineer: Bill Lowe www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board RESET# AES_DOUT AES_BCLK AES_WCLK EN_96K# EN_96K FS512_OUT AES I/O EV2_AES.Sch FS512_IN SSI_CLK_IN FS1_IN Auxiliary VXCO EV2_VCXO.sch HWR# SCI_CLK HRESET# AUX_POWER[0..3] HEN# RSVD[1..4] HCS# MUTE# EN_96K EN_96K# MCU_P17 DA_RESET# MCU_P35 AD_DATA1 HPF# DA_DATA SSI_DOUT[0..3] SSI_DIN[0..3] AES_DIN AES_DOUT AES_BCLK FS512_CLK ADDR3 FS1_OUT AD_RESET# MCU_CLK DA_CS# DA_CDOUT DA_CCLK AD[0..7] WR# ALE A[8..15] RD# CNEV_FPGA EV2_FPGA.Sch SSI_DOUT[0..3] AES_DIN AES_BCLK FS512_CLK FS1_OUT MCU_CLK MCU_P17 MCU_P35 AD_DATA1 SCI_CLK AUX_POWER[0..3] RSVD[1..4] MUTE# AD[0..7] WR# ALE A[8..15] RD# 3 E A B C D CobraNet™ EV-2 Appendix D: EV-2 Schematic Drawings A B C D +5V 5 5 5 5 BCH SW3 C BCH SW3 SW201 C SW202 BCH SW3 C BCH SW3 SW203 C SW204 1 2 4 8 1 2 4 8 1 2 4 8 1 2 4 8 1 1 2 3 4 1 2 3 4 R205 10KSIP 1 2 3 4 1 2 3 4 R206 10KSIP GND 1 GND B210 .1S +5V GND +5V 2 4 2 OUT 4 3 GND 10 11 12 13 14 3 4 5 6 1 15 2 10 11 12 13 14 3 4 5 6 1 15 2 2 74HC165 SER A B C D E F G H SH/LD CLK INH CLK U201 74HC165 SER A B C D E F G H SH/LD CLK INH CLK U202 Select programming mode. QH QH QH QH GND 33MHZ OSC GND VCC U210 = ON DIPSW1_SPDT R204 10KP1S SW200 PSEN# 1 2 2 3 4 5 6 7 8 9 10 1 Rev. 2.1 10 9 8 7 6 5 4 3 2 1 3 7 9 7 9 MCU_CLK 3 C221 10A20S +5V B200 .1S B201 .1S GND TP201 TPG TPS 10KP1S +5V 10KP1S R200 A15 A14 A13 A12 A11 A10 A9 A8 A[0..7] MCU8051 A[0..7] 4 SOCKET40 SKT200 21 23 24 25 26 1 2 3 4 5 6 7 8 9 10 D0 D1 D2 D3 D4 D5 D6 D7 11 12 13 15 16 17 18 19 B204 .1S GND +5V AD5 AD6 AD7 AD0 AD1 AD2 AD3 AD4 Number: 30 3 File: EV2_8051.Sch Date: 19-Oct-2004 Size: A Sheet 2 of 9 Engineer: Bill Lowe 4 Revision: E www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - MPC, SRAM and Hex Switches 2500 55th Street Suite 210 Boulder, CO 80301 7C199-12 CE OE WE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 U204 ALE ALE PSEN# RD# RD# MCU_P35 MCU_P35 WR# WR# WATCHDOG WATCHDOG HACK# HACK# HREQ# HREQ# TXD TXD RXD RXD A15 A14 A13 A12 A11 A10 A9 A8 A[8..15] A[8..15] 51.1P1S R202 20 RD# 22 WR# 27 A0 A1 A2 A3 A4 A5 A6 A7 18 30 29 17 15 16 14 13 12 11 10 28 27 26 25 24 23 22 21 Cirrus Logic, Inc. TP200 R203 B202 .1S GND +5V R201 10KP1S +5V GND +5V +5V GND GND U200 MRESET 9 MRESET RST XTAL2 19 XTAL1 ALE 31 EA PSEN AD0 39 P0.0(AD0) RD/P3.7 AD1 38 P0.1(AD1) TIMER 1/P3.5 AD2 37 P0.2(AD2) WR/P3.6 AD3 36 P0.3(AD3) TIMER 0/P3.4 AD4 35 P0.4(AD4) INTR1/P3.3 AD5 34 P0.5(AD5) INTR0/P3.2 AD6 AD[0..7] 33 AD[0..7] P0.6(AD6) TXD/P3.1 AD7 32 P0.7(AD7) RXD/P3.0 INIT_IO# 1 INIT_IO# P1.0 P2.7(A15) PROGRAM# 2 PROGRAM# P1.1 P2.6(A14) MUTE# 3 MUTE# P1.2 P2.5(A13) HEX_DATA_IN 4 P1.3 P2.4(A12) HEX_CLOCK 5 P1.4 P2.3(A11) HEX_SHIFT 6 P1.5 P2.2(A10) HEX_DATA_OUT 7 P1.6 P2.1(A9) MCU_P17 8 MCU_P17 P1.7 P2.0(A8) MCU_CLK +5V A B C D CobraNet™ EV-2 A B C D 1X6PHNX 6 5 4 3 2 1 J300 100KS R321 GND 1 C302 C330 10A20S 10A20S C310 10A20S C320 GND VQ .01S8 C332 VQ GND .01S8 R331 100KS R311 100KS 100KS R301 10A20S C300 R322 10KP.1S R332 10KP.1S R312 10KP.1S R302 10KP.1S 3 2 3 2 3 2 3 2 7 -9VA 90.9P1S R330 2 90.9P1S R320 .1SGND OPA627 B321 .1S GND U320 6 .1SGND OPA627 B331 .1S GND U330 6 470PFS8 +9VA B320 -9VA C321 90.9P1S R310 .1SGND OPA627 B311 470PFS8 +9VA B330 C331 -9VA 90.9P1S R300 .1SGND .1S GND U310 6 470PFS8 +9VA B310 -9VA C311 OPA627 B301 .1S GND U300 6 470PFS8 +9VA B300 R323 634P1S R333 634P1S R313 634P1S R303 634P1S VQ GND TP300 TPG C308 10A6S C351 47A16AES + C352 10A6S +5VA 24 AINL+ AINL- AINR- AINR+ VQ REF_GND FILT+ 5.11P1S R361 GND OVFL RST I2S/LJ M/S HPF M0 M1 MDIV MCLK SCLK LRCK SDOUT GND GND + C305 10A6S GND Number: 3 File: EV2_AD.Sch Date: 19-Oct-2004 Size: A Sheet 3 of 9 HPF# EN_96K AD_RESET# R305 90.9P1S Engineer: Bill Lowe 4 Revision: 2500 55th Street Suite 210 Boulder, CO 80301 HPF# EN_96K AD_RESET# R360 1KP1S MCLK SSI_CLK FS1_OUT AD_DATA1 4 LED0603R MCLK SSI_CLK FS1_OUT AD_DATA1 CR300 GND R352 10KP1S VCC_+3 CS5381 15 1 12 2 11 13 14 10 5 4 3 9 U350 C353 .01S8 Cirrus Logic, Inc. GND B352 .1S VCC_+3 www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - ADC C326 2700PFS8 16 17 C306 2700PFS8 20 21 C350 GND .01S8 22 C307 .01S8 23 GND B351 .1S 19 VA C301 3 6 VD 2 VL 4 1 5 7 4 1 5 7 4 1 5 7 4 1 5 AGND 7 8 AGND 31 18 + 1 E A B C D CobraNet™ EV-2 Rev. 2.1 A B C GND 2 28 1 6 4 5 3 14 27 GND R403 1KP1S DA_RESET#13 GND EN_96K 9 DA_CCLK 10 DA_CDOUT11 DA_CS# 12 MCLK SSI_CLK FS1_OUT DA_DATA B404 .1S B413 .1S B411 .1S RST B412 .1S 1 -9VB U400 VREF FILT+ VQ AOUTL- AMUTEC AOUTL+ GND B401 .1S +5VB GND TP400 TPG GND 19 18 20 16 17 15 26 24 25 C404 + C401 10A6S 23 EN_96K CS4398 AOUTR- BMUTEC REF_GND M3 (AD1/CDIN) M2 (SCL/CCLK) M1 (SDA/CDOUT) M0 (AD0/CS) AOUTR+ DSD_SCLK DSD_A DSD_B MCLK SCLK LRCK SDIN VLC VLS B410 .1S +9VB DA_RESET# EN_96K DA_CCLK DA_CDOUT DA_CS# MCLK SSI_CLK FS1_OUT DA_DATA GND + C400 10A6S VD B400 .1S VCC_+3 VA D 7 DGND 8 B402 .1S 2 GND 2 R404 1KP1S R420 B403 .1S GND R405 1KP1S GND R406 1KP1S GND R407 1KP1S 681P1S 196P1S DA_CDOUT R441 C440 0.015UF R440 DA_CCLK 681P1S 196P1S C430 0.015UF R431 3 R442 2 3 5 6 2 3 5 6 4560 4560 4560 +9VB 7 1 +9VB 4560 1 U430A -9VB U430B 7 U410A -9VB U410B 196P1S R445 C444 0.015UF C434 0.015UF 196P1S R435 196P1S R425 C424 0.015UF C414 0.015UF 196P1S R415 GND Number: 32 3 File: EV2_DA.Sch Date: 19-Oct-2004 Sheet 4 of 9 R426 100KS R446 100KS GND Engineer: Bill Lowe 4 1 2 3 4 5 6 J401 Revision: E 1X6PHNX 2500 55th Street Suite 210 Boulder, CO 80301 47A16AES C442 GND 47A16AES R436 100KS C432 47A16AES C422 www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - DAC Size: A 4 47A16AES R416 100KS C412 Cirrus Logic, Inc. C441 2200PFS 464P1S C443 0.018UF GND C431 2200PFS 464P1S C433 0.018UFR432 464P1S C423 0.018UF R422 C421 2200PFS C411 2200PFS 464P1S C413 0.018UFR412 GND + C403 100AE6R3S 681P1S R421 C420 0.015UF R430 C402 47A16AES GND 681P1S 196P1S C410 0.015UF R411 R410 196P1S GND DA_CS# +5VB 10A6S + 22 AGND 21 4 8 4 Rev. 2.1 8 1 A B C D CobraNet™ EV-2 33 A B C D GND TP501 TPG HACK# HRW HCS# HREQ# HEN# 1 WATCHDOG SSI_CLK_IN SSI_DOUT0 SSI_DOUT1 SSI_DOUT2 SSI_DOUT3 SSI_DIN0 SSI_DIN1 SSI_DIN2 SSI_DIN3 SCI_RXD SCI_CLK HACK# HRW HCS# HREQ# HEN# A0 A1 A2 AD0 AD1 AD2 AD3 AD4 AD5 AD6 HRESET# AD7 ADDR3 RSVD2 MUTE# FS1_IN FS512_OUT FS512_IN REF_CLK_IN SSI_CLK_IN SSI_DOUT0 SSI_DOUT1 SSI_DOUT2 SSI_DOUT3 SSI_DIN0 SSI_DIN1 SSI_DIN2 SSI_DIN3 RSVD3 WATCHDOG RSVD4 AUX_POWER2 AUX_POWER0 HRESET# MUTE# FS1_IN FS512_OUT FS512_IN AUX_POWER[0..3] RSVD[1..4] 2 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 MMS_CONN40 P511 MMS_CONN40 P510 AUX_POWER[0..3] 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 1 2 3 GND 2 GND VCC_+3 GND VCC_+3 VCC_+3 GND VCC_+3 B513 B512 + C512 GND .1S .1S 10A6S VCC_+3 GND VCC_+3 GND +5V GND VCC_+3 GND B514 + C513 VCC_+3 .1S 10A6S GND GND +5V GND +5V AUX_POWER3 AUX_POWER1 REF_CLK_IN FS1_IN GND VCC_+3 GND VCC_+3 VCC_+3 GND VCC_+3 GND B511 B510 + C510 VCC_+3 .1S .1S 10A6S GND VCC_+3 GND GND VCC_+3 GND VCC_+3 GND VCC_+3 J500 RSVD1 3SRHDR GND VCC_+3 SCI_TXD CobraNet Module Connectors RSVD[1..4] AD[0..7] A[0..2] ADDR3 AD[0..7] A[0..2] SCI_CLK TP500 TPS 1 TXD .1S C501 + C511 10A6S B508 .1S GND VCC_+3 74LVX14S U508F 7 14 10 8 SCI_TXD MAX232A T2IN R2IN T1IN R1IN C1+ C1C2+ C2- U507 T2OUT R2OUT T1OUT R1OUT VS- VS+ C503 .1S C504 7 9 2 8 6 MRESET GND GND 1 6 2 7 3 8 4 9 5 1 6 2 7 3 8 4 9 5 DB9FRA P504 DB9FRA P501 8051 com 10 MRESET# B C D Number: Rev. 2.1 3 File: EV2_com.Sch Date: 19-Oct-2004 Size: A Sheet 5 of 9 Engineer: Bill Lowe 4 Revision: E A www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - CM & serial I/O, and reset circuit. 2500 55th Street Suite 210 Boulder, CO 80301 CM com SCI_RXD .1SGND 14 12 RXD RXD 6 2 U508A 74LVX14S U508D 74LVX14S U508C 74LVX14S U508E 4 GND 74LVX14S 1 9 5 11 MRESET# Cirrus Logic, Inc. 11 13 1 3 4 5 TXD .1S C502 12 +5V GND 74LVX14S U508G VCC R508 10KP1S 13 + Reset Circuit GND CR508 1N4148S C508 10A6S SW508 SW2349 VCC_+3 Serial Interface 3 CobraNet™ EV-2 A B C D GND FS1_IN B500 .1S 7 14 SSI_CLK_IN GND B601 .1S FS512_IN GND VCC U510E SSI_CLK_IN 11 8 6 1 FS1_IN 74LVX125A GND 74LVX86S U601E VCC 74LVX86S U601D 74LVX86S U601C 74LVX86S U601B VCC_+3 VCC_+3 GND 7 14 13 12 10 9 5 4 VCC_+3 FS512_IN R606 10KP1S 2 1 U510B 74LVX125A 6 GND GND 2 U510D 74LVX125A 12 11 5 9 U510C 74LVX125A 8 GND U510A 74LVX125A 3 GND 51.1P1S R512 2 GND C606 .1S GND 2 1 24.576MHZ VCXO SSI_CLK 51.1P1S R514 51.1P1S R515 AES_FS1 FS1_OUT AES_FS1 FS1_OUT AES_BCLK AES_BCLK SSI_CLK OUT VCC FS512_EV GND VC U600 Optional VCXO 3 R603 464P1S 51.1P1S R511 74LVX86S U601A Clock buffers GND 2 3 3 GND U501A 74LVX125A 3 GND 7 14 U501D 74LVX125A 12 11 2 FS512_OUT GND 74LVX125A GND VCC U501E 51.1P1S R502 51.1P1S R503 Clock buffers FS512_OUT Cirrus Logic, Inc. GND B501 .1S VCC_+3 51.1P1S R602 FS512_CLK MCLK 2500 55th Street Suite 210 Boulder, CO 80301 FS512_CLK MCLK Without VCXO populate R501 and not R602. With VCXO populate R602 and not R501. 4 B C D Number: 3 File: EV2_VCXO.Sch Date: 19-Oct-2004 Sheet 6 of 9 Size: A Engineer: Bill Lowe 4 Revision: E A www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - Optional VCXO and clock buffers. B600 .1S VCC_+3 VCC_+3 4 51.1P1S R501 The VCXO circuit provides an example of a circuit that will reduce jitter on the master clock. In the EV-2 application jitter is low enough where this circuit does not improve the jitter performance significantly. The end user, because of long trace lengths or running the master clock through other components such as gates or FPGAs, may want to consider implementing a jitter attenuation circuit such as this one. 10 4 13 1 1 Rev. 2.1 13 1 CobraNet™ EV-2 34 A B C FS512_OUT GND 1 B506 .1S VCC_+3 4 3 2 1 Q Q VCC Q Q GND R701 110P1S 9 8 GND VCC_+3 14 5 6 7 C701 .47S 5 4 RST FILT DFC0 DFC1 H/S SDIN ISCLK ILRCK OMCK RXN RXP EN_96K 2 TXN TXP CS8420 U501C 74LVX125A 8 U501B 74LVX125A 6 EN_96K 5 EN_96K# U700 SDOUT OSCLK OLRCK 51.1P1S R507 11 10 20 1 28 3 19 15 25 26 18 16 17 B701 .1S GND +5V RERR RMCK PRO/C COPY ORIG EMPH/U AUDIO/V TCBL GNDGND FS512_OUT 9 9 8 2 27 24 14 13 12 21 GND EN_96K# GND R711 1.54KP1S R709 249P1S RESET# AES_DOUT AES_BCLK AES_WCLK AES_MCLK R672 249P1S C700 8200PFS 74LVX74S PRE CLK D CLR U506B 74LVX74S PRE CLK D CLR U506A RESET# 10KP1S 10 11 12 13 VCC_+3 10KP1S R700 AES_DOUT AES_BCLK AES_WCLK +5V R702 GND FS512_OUT +5V GND B672 .1S 2 PE65612 4 AES_RXN C673 22PFS L701 1 3 AES_RXP B700 .1S FBS1 BD700 6 D 2 23 VA+ AGND 7 VD+ DGND 22 10 35 4 1 GND +5V GND R706 10KP1S 2 R673 1 90.9P1S GND 4 3 CR710 LED0603R R710 464P1S PE65612 L702 GND Number: Rev. 2.1 3 File: EV2_AES.Sch Date: 19-Oct-2004 Size: A Sheet 7 of 9 GND Engineer: Bill Lowe 4 Revision: E 1X6PHNX 1 2 3 4 5 6 J700 2500 55th Street Suite 210 Boulder, CO 80301 AES_RXP AES_RXN 22PFS C672 4 www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - AES Transceiver Cirrus Logic, Inc. GND R705 10KP1S 10KP1S R707 110P1S R708 AES_DIN R704 10KP1S AES_MCLK GND R703 10KP1S AES_DIN AES_BCLK AES_WCLK 3 A B C D CobraNet™ EV-2 A B C D -12V C480 .01S8 B480 .1S 1 C470 .01S8 B451 .1S B470 .1S +12V GND B461 .1S 2 3 6 7 4 1 B450 .1S + OUT ADJ LM337L IN IN IN IN VR480 LM317L OUT OUT OUT ADJ OUT VR470 IN GND OUT +12V GND 1 4 2 3 6 7 R480 249P1S R481 1.54KP1S R471 1.54KP1S R470 249P1S GND GND -9VA 2 C481 10A20S GND 1 IN VR460 78M05S OUT ATX_POWER 3 GND 11 12 13 14 15 16 17 18 19 20 3 GND C482 .01S8 C472 .01S8 2 3 6 7 +5V OUT ADJ LM337L IN IN IN IN VR481 LM317L OUT OUT OUT ADJ OUT IN VR471 + C454 220AE10S B454 .1S 1 4 2 3 6 7 B456 .1S Number: 36 3 File: EV2_pwr.sch Date: 19-Oct-2004 Size: A Sheet 8 of 9 4 R482 249P1S R483 1.54KP1S R472 1.54KP1S R473 249P1S -9VB +9VB 4 E C483 10A20S GND C473 10A20S Revision: 2500 55th Street Suite 210 Boulder, CO 80301 Engineer: Bill Lowe www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - Power Cirrus Logic, Inc. -12V B481 .1S B471 .1S 4 1 B453 .1S TVS453 P4SMB6V8A + C452 470AE16S +12V + C453 220AE10S TVS452 P4SMB13A GND -12V B455 .1S GND GND + C461 10A6S +5VB CR504 LEDPCGRN R513 464P1S +5V +3.3VDC -12VDC COM PS_ON# COM COM COM -5VDC +5VDC +5VDC GND +3.3VDC +3.3VDC COM +5VDC COM +5VDC COM PWR_OK +5VSB +12VDC P450 C460 .01S8 C471 10A20S +9VA TVS451 P4SMB13A +5V 1 2 3 4 5 6 7 8 9 10 VCC_+3 GND B460 .1S +12V TVS450 SMAJ5V0A GND + C463 10A6S +5VA 3 C451 470AE16S + C450 220AE10S IN VR461 78M05S B452 .1S C462 .01S8 1 2 GND +12V GND 2 Rev. 2.1 2 1 A B C D CobraNet™ EV-2 A B C LED2 LED1 LED0 Rev. 2.1 1 LEDPCYLW CR905 LEDPCRED CR904 LEDPCGRN CR903 464P1S R905 464P1S R904 464P1S R903 +5V FS1_OUT DA_DATA GND B907 .1S VCC_+3 GND I/O, GCK1 I/O I/O, TDI I/O, TCK I/O, TMS I/O I/O I/O I/O GND VCC3 I/O I/O I/O I/O I/O I/O I/O I/O I/O, GCK2 M1 GND M0 VCC3 2 DA_DATA R901 51.1P1S 1 FS1_OUT 2 3 RSVD3 SSI_DIN3 4 SSI_DIN2 5 SSI_DIN[0..3] SSI_DIN1 6 SSI_DIN[0..3] SSI_DOUT[0..3] SSI_DIN0 7 SSI_DOUT[0..3] SSI_DOUT3 8 SSI_DOUT2 9 SSI_DOUT1 10 11 VCC_+3 GND 12 SSI_DOUT0 13 B908 MUTE# 14 MUTE# .1S 15 RSVD2 16 RSVD[1..4] ADDR3 ADDR3 RSVD[1..4] GND 17 RSVD1 HRESET# 18 HRESET# HEN# 19 HEN# R902 HCS# 20 HCS# 1KP1S SCI_CLK 21 SCI_CLK 22 23 24 GND 25 GND GND GND B901 .1S VCC_+3 GND FS512_CLK MCU_P17 HWR# NC NC FS512_CLK MCU_P17 HWR# NC DA_CS# EN_96K INIT_IO# .1S B906 DA_CS# EN_96K INIT_IO# AES_BCLK AES_BCLK GND B902 .1S VCC_+3 GND VCC_+3 GND DA_CCLK DA_CCLK AD_RESET# AD_RESET# HPF# HPF# DA_RESET# DA_RESET# AD_DATA1 AD_DATA1 D RSVD4 AUX_POWER3 AUX_POWER1 AUX_POWER0 AUX_POWER2 AES_DOUT AES_DOUT AES_DIN AES_DIN LED2 LED1 AUX_POWER[0..3] A11 A[8..15] ALE B905 .1S GND A5 A7 A6 A4 PROGRAM# WR# VCC_+3 PROGRAM# WR# A14 A13 GND A12 A3 A2 MCU_P35 GND B903 .1S Number: 3 File: EV2_FPGA.Sch Date: 19-Oct-2004 Size: A Sheet 9 of 9 Engineer: Bill Lowe www.peakaudio.com www.cirrus.com Title: CobraNet (TM) Evaluation Board - FPGA A[0..7] GND B904 .1S 4 Revision: E AD[0..7] VCC_+3 AD[0..7] A[0..7] EN_96K# 4 2500 55th Street Suite 210 Boulder, CO 80301 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 EN_96K# Cirrus Logic, Inc. ALE GND 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 4 VCC_+3 74LVX14S U508B WR# MCU_P35 RD# MCU_CLK XCS10XL-4VQ100 NC 3 A[8..15] EN_96K U901 RD# MCU_CLK GND 3 VCC3 CCLK (DOUT) GCK6, I/O (D0, DIN) I/O I/O (D1) I/O I/O (D2) I/O I/O I/O (D3) I/O GND VCC3 I/O (D4) I/O I/O I/O I/O (D5) I/O I/O (D6) I/O GCK5, I/O (D7) I/O PROGRAM VCC3 NC DA_CDOUT NC DA_CDOUT AUX_POWER[0..3] LED0 A8 A15 A9 A0 A10 2 A1 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 VCC3 GCK8, I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O VCC3 GND I/O I/O I/O I/O I/O I/O I/O (CS1) I/O GCK7, I/O I/O GND TDO, O PWRDWN I/O, GCK3 I/O (HDC) I/O I/O (LDC) I/O I/O I/O I/O I/O I/O (INIT) VCC3 GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O, GCK4 GND DONE 37 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 1 A B C D CobraNet™ EV-2 CobraNet™ EV-2 Appendix E: EV-2 Command Line Interface. The EV-2 supports a simple command line interface (CLI). This interface allows the user to evaluate the CobraNet module (CM) and monitor and control Host Management Interface (HMI) variables. A list and description of commands follow. Please reference the CobraNet Programmer’s Manual for more information about the HMI variables. Please note that there is a significant difference between the CM-1 and CM-2 HMI variable format, i.e. how the raw data is stored in the CM’s memory. Refer to the CobraNet Programmer’s Manual regarding the HMI variable formats. Command line Syntax The CLI is case insensitive, either upper or lower case in any combination may be used. Parameters enclosed within < > are mandatory with a few exceptions. At least one white space is required between command and parameters. Leading, lagging and multiple white spaces are ignored. A “ctrl-C” or “esc” will abort a command. With exceptions where noted, all numeric values are to be entered or will be displayed in hexadecimal format with a leading “0x”. This command line interface allows the user to write scripts (i.e Python scripts) that monitor and control HMI variables. Two commands are supported that allow the user to perform these tasks: Peek <target> [offset] This command will return the value at the given address location or the value of the HMI variable. <target> – a valid host address. The format of <target> is a hexadecimal number with a “0x” prefix. Example: peek 0xAB12C5 <target> – the user may use an HMI variable. Example: peek sysdescr In this example the CLI will return the system description in its entirety. [offset] – optionally used with HMI array variables only. Offset into the HMI array. If not present on an HMI array variable, the peek will return a value for the first location in the array. Example: peek txBundle 0x1000 The above example will peek location 0x51100 or transmitter #1. Example: peek rxSubMap 0x2005 This example will peek location 0x42005 or receiver #2, channel #5. Rev. 2.1 38 CobraNet™ EV-2 Poke <target> <value> [offset] This command will set the value of the given location in CobraNet memory space to <value>. <target>– same as peek above. <value> – a hexadecimal with a “0x” prefix. Example: poke 0x40104 0x1011 [offset] – optionally used with HMI array variables only. Offset into the HMI array. If not present on an HMI array variable the poke will poke the <value> into the first location of the array. Example: poke txBundle 0x111 0x2000 Please note the difference between the “peek <target = address>” and “<target = HMI>” commands. The “peek <target = address>” command will return the raw value at the specified address location whereas the “peek “<target = HMI>” command will return a properly formatted value. The difference is significant between the CM-1 and CM-2 where the variables are not stored in memory in the same format. An example is the rxPriority HMI variable. On the CM-1: peek 0x40104 0x101000 peek rxPriority 0x1010 On the CM-2: peek 0x40104 0x1010 peek rxPriority 0x1010 - command - what is returned - command - what is returned - command - what is returned - command - what is returned This difference here is that the “peek 0x40104” command returns the raw value as it is stored in memory, the “peek rxPriority” command returns the value as it should be represented. In this example the CM-1 returned a different value than the CM-2 for the “peek 0x40104” command but the same value for the “peek rxPriority” command; this is because the storage format of the variable in memory is different between the CM-1 and CM-2. The main memory architecture difference between the CM-1 and CM-2 is that the CM-1 has a 24-bit wide memory bus whereas the CM-2 has a 32-bit wide memory bus. In the above example the rxPriority HMI variable is an Integer16 data type. On the CM-1 this type of data uses the middle and upper byte of the 24-bit memory location to store the data whereas the CM-2 stores the data in the lower two bytes of the 32-bit wide memory location. In summary, using the HMI variable name will return data in the proper format. Using the address will return the raw data at the address location. This also applies to the Poke command. When using the “poke <target = address> <value>” command you must pay attention to how the data (i.e. the <value>) is stored on the respective CM. Where supported, using the “poke <target=HMI> <value> [offset]” command means that the format of <value> is independent of how the data is stored. This allows for writing a command line interface script that works on either the CM-1 or the CM-2. 39 Rev. 2.1 CobraNet™ EV-2 There are a number of commands that control the state of the EV-2 board. Some of these commands should prove useful to the user when evaluating the CM. These commands are: Route <input> <output> <input> is the audio source on the EV-2 board, valid sources are: ssi0 – ssi port 0 from the CM. ssi1 – ssi port 1 from the CM. ssi2 – ssi port 2 from the CM. ssi3 – ssi port 3 from the CM. adc1 – digital audio output #1 from the Cirrus Logic ADC adc2 – this is the same as adc1. aes – digital audio output from the Cirrus Logic AES I/O IC. sine – a sinewave generated on the EV-2 board. This makes a useful test tone. mute – sets the digital audio stream to all zeros. <output> is the audio sink on the EV-2 board, valid outputs are: ssi0 – ssi port 0 to the CM. ssi1 – ssi port 1 to the CM. ssi2 – ssi port 2 to the CM. ssi3 – ssi port 3 to the CM. dac – digital audio input to the Cirrus Logic DAC. aes – digital audio input from the Cirrus Logic AES I/O IC. Examples: Route ssi0 dac This will route the CM SSI stream #0 to the DAC. Route sine aes This will route a sinewave out to the AES output. Please note that the route command only applies to audio on and from the perspective of the EV-2 board and not between Cobranet devices. Led <color> <operation> This command controls the state of the three LEDs on the EV-2 board. They may be used for development and debugging if so desired. <color> = red, yellow, green, all. ‘all’ will perform the <operation> on all three LEDs. <operation> = on: turn led on off: turn led off blink+: blink LED, rate is about 2.2Hz blink-: turn blink mode off toggle: change the state of the LED. Note: blink mode is independent of the LED state. When blink mode is turned off the state will be returned to the state that the LED was in prior to turning the blink mode on. ‘Off’, ‘On’, and ‘Toggle’ have no effect while blink mode is on but will execute while in blink mode, i.e. when blink mode is turned off the LED will assume the state of the last command. Rev. 2.1 40 CobraNet™ EV-2 Example: led green toggle. This will change the state of the green LED. If it was on it will be off. If the LED was in blink mode the LED will continue to blink but will assume the opposite state prior to the toggle command if blinking is stopped. Query <what> This is a command to return information about the EV-2 and/or CM. <what> = system: returns information such as MAC address and software/firmware revision levels. hex: returns the value of the hex switches on the EV-2 board. status: Returns the status of the device. Generally the EV-2 and CM will be in one of two states: Ready or Calibrating. The latter indicates that the EV-2 has the ADC and DAC in calibration mode. This latter mode occurs only after power up and lasts for about 10 seconds. cnmute: This returns the state of the mute signal coming from the CM. This is not to be confused with the mute choice of the route command. This is a signal on the CM interface that the CM controls. It is in either a muted or unmuted state. Querying this will return the state. mac: The CM Ethernet MAC address is returned. device: This will return the module type, CM-1 or CM-2. hack: Returns the state of the CM HACK# signal, either a “0” or a “1”. hreq: Returns the state of the CM HREQ# signal, either a “0” or a “1”. mute: Returns a list of the outputs paths which are muted . route: Returns a list of the input to output routing information. gain: This parameter returns the gain information for the EV-2 sinewave. frequency: Returns a number from 0x1 to 0x8. See Audio frequency below. Audio <operation> [value] <operation> = samplerate [value] = 48k: changes the CM samplerate to 48k. 96k: changes the CM samplerate to 96k. calibrate: put the audio converters through a calibration cycle [value] = N/A gain: sets the gain for the EV-2 test sinewave. [value] = 0dB, -6dB, -12dB, -18dB Default is 0dB. frequency: sets the frequency for the EV-2 test sinewave. [value] = 0x1-0x8 This value is a multiple of the fundamental frequency which is 1.5kHz for the 48kHz sample rate and 3.0 kHz for the 96kHz sample rate. Default is the fundamental. hpf: enables (0) or disables (1) the high pass filter in the ADC, see the Cirrus Logic CS5381 data sheet for more details on the operation of the high pass filter. 41 Rev. 2.1 CobraNet™ EV-2 TestEV <what> This is used for manufacturing tests of the EV-2 and in general only the ‘resetcn’ will be useful to the user. <what> = memory – performs an EV-2 memory test, returns either a pass or fail. watchdog – checks the CM watchdog signal to make sure it is in tolerance. Returns pass or fail and measured frequency of CM watchdog signal host – performs a host test, returns pass or fail. resetcn – resets the CM. Packet <what> <arg2> This command will perform a packet transfer between CM/EV-2 boards and is used to demonstrate and test the Cobranet packet bridge feature. Two packet types are supported, either command based or text based. The command packet will send an EV-2 line command to the other EV-2 which will return any results (an example would be a query command) as a text based packet. A text based packet will send text to the other EV-2 to be put out its 8051 serial port. This is much like an instant message. <what> = command: This tells the receiving CM that the following <arg2> is a line command. <arg2>: this is any valid line command as described in this document. text: this tells the receiving CM that the following <arg2> is text and will output the text to the serial port. <arg2>: text that may be separated by spaces. Everything that follows the “text” parameter will be considered text. on: turns packet processing on. off: turns packet processing off. Examples: packet command query device This example will return what type of CN module is on the other EV-2. packet text how are you today? This will send out the 8051 serial port of the other EV-2 the text: how are you today? Please note that the on and off commands are from the perspective of the EV-2 and not the CM, i.e., the CM will still process commands from other sources if set up to do so. Rev. 2.1 42 CobraNet™ EV-2 Read <register> This command reads the raw value of the host register. Note that the architecture is significantly different between the CM-1 and CM-2. <register> = (for CM-1, the DSP5303 host register interface.) icr: read the icr register. cvr: read the cvr register. isr: read the isr register. ivr: read the ivr register. drh: read the drh (rxh) register drm: read the drm (rxm) register drl: read the drl (rxl) register. (for CM-2, the CS1810xx host register interface) msg: read the msg register (returns four bytes) data: reads the data register (returns four bytes) msga: returns the value of the message A register. msgb: returns the value of the message B register. msgc: returns the value of the message C register. msgd: returns the value of the message D register. dataa: returns the value of the data A register. datab: returns the value of the data B register. datac: returns the value of the data C register. datad: returns the value of the data D register. control: returns the value of the control register. status: returns the value of the status register. Write <register> <value> This command writes a value to the host register. Refer to the appropriate documentation regarding the host register interface on the CM-1 and CM-2. The architecture is significantly different. <register> = (for CM-1, the DSP5303 host register interface.) icr: write the icr register. cvr: write the cvr register. isr: write the isr register. ivr: write the ivr register. drh: write the drh (rxh) register drm: write the drm (rxm) register drl: write the drl (rxl) register. (for CM-2, the CS1810xx host register interface) msg: write the msg register (writes four bytes) data: write the data register (writes four bytes) msga: write the value to the message A register. msgb: write the value to the message B register. msgc: write the value to the message C register. msgd: write the value to the message D register. dataa: write the value to the data A register. 43 Rev. 2.1 datab: write the value to the data B register. datac: write the value to the data C register. datad: write the value to the data D register. <value> – a hexadecimal with a “0x” prefix. The individual registers are byte wide, a hexadecimal in the <value> parameter greater than a byte will only use the least significant byte. Example: write msgc 0xb3 Please note that writing certain registers may trigger CobraNet events. Please refer to the CobraNet Programmer’s Manual for more information regarding these registers and the other host interface registers. Peekev <target> This command will return the value at the given address location for the EV-2 data memory. Please refer to the earlier discussion of the EV-2 memory map. <target> = a valid address in hex format. The address is limited to two bytes. Pokeev <target> <value> This command will set the given address location in the EV-2 data memory to the given <value>. Please refer to the earlier discussion of the EV-2 memory map. <target> – a valid address in hex format. The address is limited to two bytes. <value> – a byte hexadecimal with a “0x” prefix. Contacting Cirrus Logic, Inc. For further information on CobraNet™ products, contact: the Commercial Audio Products Division of Cirrus Logic, Inc. 2500 55th St. Suite 210 Boulder, CO 80301 (303) 245-5500 [email protected] www.cirrus.com Copyright © 2001-05 Cirrus Logic, Inc. All rights reserved. CobraNet and Peak Audio are trademarks of Cirrus Logic, Inc.