White Electronic Designs WV3HG264M64EEU-D4 ADVANCED* 1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED FEATURES DESCRIPTION 200-pin, dual in-line memory module (SO-DIMM) Fast data transfer rates: PC2-6400*, PC2-5300*, PC2-4200 and PC2-3200 Utilizes 800*, 667*, 533 and 400 Mb/s DDR2 SDRAM components The WV3HG264M64EEU is a 2x64Mx64 Double Data Rate DDR2 SDRAM high density SO-DIMM. This memory module consists of sixteen 64Mx8 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-DIMM FR4 substrate. VCC = 1.8V ±0.1V VCCSPD = 1.7V to 3.6V JEDEC standard 1.8V I/O (SSTL_18-compatible) Differential data strobe (DQS, DQS#) option * This product is under development, is not qualified or characterized and is subject to change or cancellation without notice. Four-bit prefetch architecture DLL to align DQ and DQS transitions with CK Multiple internal device banks for concurrent operation Supports duplicate output strobe (RDQS/RDQS#) Programmable CAS# latency (CL): 3, 4, 5 and 6 Adjustable data-output drive strength On-die termination (ODT) Posted CAS# latency: 0, 1, 2, 3 and 4 Serial Presence Detect (SPD) with EEPROM 64ms: 8,192 cycle refresh Gold edge contacts Dual Rank RoHS compliant JEDEC Package option NOTE: Consult factory for availability of: • Vendor source control options • Industrial temperature option • 200 Pin (SO-DIMM) • PCB – 30.00mm (1.181") TYP. OPERATING FREQUENCIES PC2-3200 PC2-4200 PC2-5300* PC2-6400* Clock Speed 200MHz 266MHz 333MHz 400MHz CL-tRCD-tRP 3-3-3 4-4-4 5-5-5 6-6-6 * Consult factory for availability February 2006 Rev. 2 1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED PIN CONFIGURATION PIN NAMES PIN# SYMBOL PIN# SYMBOL PIN# SYMBOL PIN# SYMBOL 51 DQS2 101 A1 151 DQ42 1 VREF 2 VSS 52 DM2 102 A0 152 DQ46 53 VSS 103 VCC 153 DQ43 3 VSS 4 DQ4 54 VSS 104 VCC 154 DQ47 5 DQ0 55 DQ18 105 A10/AP 155 VSS 6 DQ5 56 DQ22 106 BA1 156 VSS 7 DQ1 57 DQ19 107 BA0 157 DQ48 8 VSS 58 DQ23 108 RAS# 158 DQ52 9 VSS 59 VSS 109 WE# 159 DQ49 10 DM0 60 VSS 110 CS0# 160 DQ53 11 DQS0# 61 DQ24 111 VCC 161 VSS 12 VSS 62 DQ28 112 VCC 162 VSS 13 DQS0 63 DQ25 113 CAS# 163 NC 14 DQ6 64 DQ29 114 ODT0 164 CK1 65 VSS 115 CS1# 165 VSS 15 VSS 16 DQ7 66 VSS 116 A13 166 CK1# 17 DQ2 67 DM3 117 VCC 167 DQS6# 18 VSS 68 DQS3# 118 VCC 168 VSS 19 DQ3 69 NC 119 ODT1 169 DQS6 20 DQ12 70 DQS3 120 NC 170 DM6 21 VSS 71 VSS 121 VSS 171 VSS 22 DQ13 72 VSS 122 VSS 172 VSS 23 DQ8 73 DQ26 123 DQ32 173 DQ50 74 DQ30 124 DQ36 174 DQ54 24 VSS 25 DQ9 75 DQ27 125 DQ33 175 DQ51 26 DM1 76 DQ31 126 DQ37 176 DQ55 27 VSS 77 VSS 127 VSS 177 VSS 28 VSS 78 VSS 128 VSS 178 VSS 29 DQS1# 79 CKE0 129 DQS4# 179 DQ56 30 CK0 80 CKE1 130 DM4 180 DQ60 31 DQS1 81 VCC 131 DQS4 181 DQ57 32 CK0# 82 VCC 132 VSS 182 DQ61 83 NC 133 VSS 183 VSS 33 VSS 34 VSS 84 NC 134 DQ38 184 VSS 35 DQ10 85 NC 135 DQ34 185 DM7 36 DQ14 86 NC 136 DQ39 186 DQS7# 137 DQ35 187 VSS 37 DQ11 87 VCC 38 DQ15 88 VCC 138 VSS 188 DQS7 39 VSS 89 A12 139 VSS 189 DQ58 40 VSS 90 A11 140 DQ44 190 VSS 41 VSS 91 A9 141 DQ40 191 DQ59 42 VSS 92 A7 142 DQ45 192 DQ62 43 DQ16 93 A8 143 DQ41 193 VSS 44 DQ20 94 A6 144 VSS 194 DQ63 45 DQ17 95 VCC 145 VSS 195 SDA 46 DQ21 96 VCC 146 DQS5# 196 VSS 47 VSS 97 A5 147 DM5 197 SCL 48 VSS 98 A4 148 DQS5 198 SA0 49 DQS2# 99 A3 149 VSS 199 VCCSPD 50 NC 100 A2 150 VSS 200 SA1 February 2006 Rev. 2 2 Pin Name CK0,CK1 CK0#, CK1# CKE0, CKE1 RAS# CAS# WE# CS0#, CS1# A0-A9, A11-A13 A10/AP BA0,BA1 ODT0,ODT1 SCL SDA SA1,SA0 DQ0-DQ63 DM0-DM7 DQS0-DQS7 DQS0#-DQS7# VCC VSS VREF VCCSPD NC Function Clock Inputs, positive line Clock Inputs, negative line Clock Enables Row Address Strobe Column Address Strobe Write Enable Chip Selects Address Inputs Address Input/Auto precharge SDRAM Bank Address On-die termination control Serial Presence Detect (SPD) Clock Input SPD Data Input/Output SPD address Data Input/Output Data Masks Data strobes Data strobes complement Core and I/O Power Ground Input/Output Reference SPD Power Spare pins, No connect White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED FUNCTIONAL BLOCK DIAGRAM 3 ohm + 5% ? CKE1 ODT1 CS1# CKE0 ODT0 CS0# C K E 0 DQS CS1# O D DQS# T DM 1 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 1 DQS4 DQS4# DM4 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQS CS0# O D DQS# T DM 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 0 DQS CS1# O DQS# D DM T 1 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 1 DQS5 DQS5# DM5 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQS CS0# O DQS# D DM T 0 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 0 DQS CS1# O D DQS# T DM 1 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 1 DQS6 DQS6# DM6 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQS CS0# O D DQS# T DM 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 0 DQS CS1# O D DQS# T DM 1 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 1 DQS7 DQS7# DM7 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQS CS0# O D DQS# T DM 0 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 DQS0 DQS0# DM0 DQS1 DQS1# DM1 DQS2 DQS2# DM2 DQS3 DQS3# DM3 3 ohm C K E 0 DQS CS1# O D DQS# T DM 1 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 1 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQS CS0# O DQS# D DM T 0 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 0 DQS CS1# O DQS# D DM T 1 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 1 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQS CS0# O D DQS# T DM 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 0 DQS CS1# O D DQS# T DM 1 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 C K E 1 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 DQS CS0# O D DQS# T DM 0 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 0 DQS CS1# O D DQS# T DM 1 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C K E 1 * Clock Wiring ± 5% BA0 - BA1 DDR2 SDRAMs A0 - A13 DDR2 SDRAMs RAS# DDR2 SDRAMs CAS# DDR2 SDRAMs WE# DDR2 SDRAMs SCL SA0 SA1 VCCSPD Serial PD VREF DDR2 SDRAMs VCC DDR2 SDRAMs, VCC, VCCQ and VCCL VSS DDR2 SDRAMs, SPD February 2006 Rev. 2 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQS CS0# O D DQS# T DM 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 SCL A0 SPD A1 A2 SDA Clock Input DDR2 SDRAMs *CK0/CK0# *CK1/CK1# 8 DDR2 SDRAMs 8 DDR2 SDRAMs WP * Wire per Clock Loading Table/Wiring Diagrams Notes : 1. All resistor values are 22 ohms ± 5% unless otherwise specified 2. BAx, Ax, RAS#, CAS#, WE# resistors : 3.0 Ohms ±5%. 3 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED DC OPERATING CONDITIONS All voltages referenced to VSS Rating Symbol Min. Type Max. Units Supply Voltage Parameter VCC 1.7 1.8 1.9 V Notes I/O Reference Voltage VREF 0.49 x VCC 0.50 x VCC 0.51 x VCC V 1 I/O Termination Voltage VTT VREF-0.04 VREF VREF+0.04 V 2 Notes: 1. VREF is expected to equal VCC/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed +/-1percent of the DC value. Peak-to-peak AC noise on VREF may not exceed +/-2 percent of VREF. This measurement is to be taken at the nearest VREF bypass capacitor. 2. VTT in sot applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF. ABSOLUTE MAXIMUM RATINGS Symbol Parameter Min Max Units VCC Voltage on VCC pin relative to VSS -0.5 2.3 V VIN, VOUT Voltage on any pin relative to VSS -0.5 2.3 V Storage Temperature -55 100 ˚C -80 80 µA -40 40 µA TSTG IL Input leakage current; Any input 0V<VIN<VCC; VREF input 0V<VIN<0.95V; Other pins not under test = 0V Command/Address, RAS#, CAS#, WE# CS#, CKE IOZ IVREF CK, CK# -40 40 µA DM -10 10 µA -10 10 µA -32 32 µA Output leakage current; 0V<VIN<VCC; DQs and ODT are disable DQ, DQS, DQS# VREF leakage current; VREF = Valid VREF level INPUT/OUTPUT CAPACITANCE TA = 25°C, f = 100MHz Parameter Symbol Min Max Units Input Capacitance (A0~A13, BA0~BA1, RAS#, CAS#, WE#) CIN1 20 36 pF Input Capacitance (CKE0, CKE1), (ODT0, ODT1) CIN2 12 20 pF Input Capacitance (CS0#, CS1#) CIN3 12 20 pF Input Capacitance (CK0, CK0#, CK1, CK1#) CIN4 12 20 pF Input Capacitance (DM0 ~ DM7), (DQS0 ~ DQS7) Input Capacitance (DQ0 ~ DQ63) February 2006 Rev. 2 4 CIN5 (667) 9 11 pF CIN5 (534) 9 12 pF COUT1 (667) 9 11 pF COUT1 (534) 9 12 pF White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED OPERATING TEMPERATURE CONDITION Parameter Symbol Rating Units Notes Operating temperature TOPER 0° to 85° °C 1, 2 Notes: 1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2 2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported. INPUT DC LOGIC LEVEL All voltages referenced to VSS Parameter Symbol Min Max Units Input High (Logic 1) Voltage VIH(DC) Input Low (Logic 0) Voltage VIL(DC) VREF + 0.125 VCC + 0.300 V -0.300 VREF - 0.125 V INPUT AC LOGIC LEVEL All voltages referenced to VSS Parameter Symbol Min Max Units Input High (Logic 1) Voltage DDR2-400 & DDR2-533 VIH(DC) VREF + 0.250 - V Input Low (Logic 1) Voltage DDR2-667 VIH(DC) VREF + 0.200 - V Input Low (Logic 0) Voltage DDR2-400 & DDR2-533 VIL(DC) - VREF - 0.250 V Input Low (Logic 0) Voltage DDR2-667, DDR2-800 TBD VIL(DC) - VREF - 0.200 V February 2006 Rev. 2 5 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED ICC SPECIFICATION Symbol ICC0* ICC1* ICC2P** ICC2Q** ICC2N** ICC3P** ICC3N** ICC4W* ICC4R* ICC5** ICC6** ICC7* Proposed Conditions 806 665 534 403 Units Operating one bank active-precharge; tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING TBD 744 704 704 mA Operating one bank active-read-precharge; IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as ICC4W TBD 864 824 824 mA Precharge power-down current; All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING TBD 128 128 128 mA Precharge quiet standby current; All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING TBD 560 480 480 mA Precharge standby current; All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING TBD 640 560 560 mA Fast PDN Exit MRS(12) = 0 TBD 480 480 480 mA Slow PDN Exit MRS(12) = 1 TBD 192 192 192 mA Active standby current; All banks open; tCK = tCK(ICC), tRC = tRC(ICC, tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING TBD 880 800 800 mA Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS = tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING TBD 1184 1024 944 mA Operating burst read current; All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS = tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as ICC4W TBD 1224 1064 944 mA Burst auto refresh current; tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING TBD 2400 2240 2240 mA Self refresh current; CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING TBD 128 128 128 mA TBD 1824 1824 1824 mA Active power-down current; All banks open; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING Normal Operating bank interleave read current; All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = tRCD(ICC)-1*tCK(ICC); tCK = tCK(ICC), tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING. ICC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different. Note: * Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CKE LOW) mode. ** Value calculated reflects all module ranks in this operating condition. February 2006 Rev. 2 6 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED AC TIMING PARAMETERS & SPECIFICATIONS AC CHARACTERISTICS 806 PARAMETER SYMBOL tCK (6) tCK (5) tCK (4) tCK (3) MIN MAX TBD TBD TBD TBD TBD TBD TBD CK high-level width tCH CK low-level width tCL Data Clock Clock cycle time Data Strobe 665 CL = 6 CL = 5 CL = 4 CL = 3 Half clock period tHP Clock jitter DQ output access time from CK/CK# Data-out high-impedance window from CK/CK# Data-out low-impedance window from CK/CK# DQ and DM input setup time relative to DQS DQ and DM input hold time relative to DQS DQ and DM input pulse width (for each input) Data hold skew factor DQ…DQS hold, DQS to first DQ to go nonvalid, per access Data valid output window (DVW) DQS input high pulse width DQS input low pulse width DQS output access time from CK/CK# DQS falling edge to CK rising … setup time DQS falling edge from CK rising … hold time DQS…DQ skew, DQS to last DQ valid, per group, per access DQS read preamble DQS read postamble DQS write preamble setup time DQS write preamble DQS write postamble Write command to first DQS latching transition tJIT tAC Address and control input pulse width for each input Address and control input setup time Address and control input hold time Address and control input hold time tHZ tLZ tDS tDH tDIPW tQHS tQH tDVW tDQSH tDQSL tDQSCK tDSS tDSH 534 403 MIN MAX MIN MAX MIN MAX TBD 3,000 3,750 5,000 8,000 8,000 8,000 3,750 5,000 8,000 8,000 5,000 5,000 8,000 8,000 UNIT ps ps ps ps TBD TBD 0.45 0.55 0.45 0.55 0.45 0.55 tCK TBD TBD 0.55 tCK TBD TBD TBD TBD 0.45 MIN (tCH, tCL) -125 -600 0.55 TBD 0.45 MIN (tCH, tCL) -125 -500 0.55 TBD 0.45 MIN (tCH, tCL) -125 -450 TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 125 +450 tAC MAX tAC MIN tAC MAX 125 +500 tAC MAX tAC MIN tAC MAX tAC MIN ps 125 +600 ps ps tAC MAX ps tAC MAX ps 100 100 150 ps 225 225 275 ps 0.35 0.35 0.35 tCK 340 400 450 ps tHP - tQHS tHP - tQHS tHP - tQHS ps tQH - tDQSQ 0.35 0.35 -400 0.2 tQH - tDQSQ 0.35 0.35 -450 0.2 tQH - tDQSQ 0.35 0.35 -500 0.2 ns tCK tCK ps tCK +400 0.2 tDQSQ +450 0.2 240 +500 0.2 300 tCK 350 ps 1.1 0.6 tCK tCK ps tCK tCK tRPRE tRPST TBD TBD TBD TBD tWPRES tWPRE tWPST TBD TBD TBD TBD TBD TBD TBD TBD tIPW TBD TBD 0.6 0.6 0.6 tCK tIS tIH TBD TBD TBD TBD tCCD TBD TBD 200 275 2 250 375 2 350 475 2 ps ps tCK tDQSS 0.9 0.4 0 0.35 0.4 WL - 0.25 1.1 0.6 0.6 WL + 0.25 0.9 0.4 0 0.35 0.4 WL - 0.25 1.1 0.6 0.6 WL + 0.25 0.9 0.4 0 0.35 0.4 WL - 0.25 0.6 WL + 0.25 tCK AC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different. Continued on next page February 2006 Rev. 2 7 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED AC TIMING PARAMETERS (cont'd) AC CHARACTERISTICS Self Refresh Command and Address PARAMETER ACTIVE to ACTIVE (same bank) command ACTIVE bank a to ACTIVE bank b command ACTIVE to READ or WRITE delay Four Bank Activate period ACTIVE to PRECHARGE command Internal READ to precharge command delay Write recovery time Auto precharge write recovery + precharge time Internal WRITE to READ command delay PRECHARGE command period PRECHARGE ALL command period LOAD MODE command cycle time CKE low to CK,CK# uncertainty SYMBOL MIN MAX MIN tRC tRRD tRCD tFAW tRAS tRTP tWR tDAL TBD TBD TBD TBD 55 7.5 15 37.5 45 7.5 15 tWR + tRP 7.5 15 tRP+tCK 2 tIS + tCK + tIH TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD tWTR tRP tRPA tMRD TBD TBD TBD TBD TBD TBD TBD TBD tDELAY TBD TBD TBD TBD 534 MAX 37.5 70,000 tRFC Average periodic refresh interval tREFI TBD TBD Exit self refresh to non-READ command tXSNR TBD TBD Exit self refresh to READ command tXSRD TBD TBD tRFC (MIN) + 10 200 127.5 70,000 MIN 60 7.5 15 37.5 45 7.5 15 tWR + tRP 7.5 15 tRP+tCK 2 tIS + tCK + tIH 127.5 7.8 403 MAX 37.5 70,000 70,000 MIN 65 7.5 15 37.5 45 7.5 15 tWR + tRP 10 15 tRP+tCK 2 tIS + tCK + tIH 127.5 7.8 tRFC (MIN) + 10 200 MAX UNIT 37.5 70,000 ns ns ns ns ns ns ns ns ns ns ns tCK ns 70,000 ns 7.8 µs tRFC (MIN) + 10 200 tISXR TBD TBD tIS ODT turn-on delay tAOND TBD TBD 2 2 2 2 2 2 tCK TBD TBD ODT turn-on tAON tAC (MIN) tAC (MAX) + 1000 tAC (MIN) tAC (MAX) + 1000 tAC (MIN) tAC (MAX) + 1000 ps ODT turn-off delay tAOFD 2.5 2.5 2.5 2.5 2.5 2.5 tCK tAC (MIN) tAC (MAX) + 600 2 x tCK + tAC (MAX) + 1000 2.5 x tCK + tAC (MAX) + 1000 tAC (MIN) tAC (MAX) + 600 2 x tCK + tAC (MAX) + 1000 2.5 x tCK + tAC (MAX) + 1000 tAC (MIN) tAC (MAX) + 600 2 x tCK + tAC (MAX) + 1000 2.5 x tCK + tAC (MAX) + 1000 TBD TBD TBD TBD tAOF TBD ODT turn-on (power-down mode) tAONPD ODT turn-off (power-down mode) tAOFPD TBD TBD tAC (MIN) + 2000 tAC (MIN) + 2000 tIS ns tCK Exit self refresh timing reference TBD Power-Down 665 REFRESH to Active of Refresh to Refresh command internal ODT turn-off ODT 800 tAC (MIN) + 2000 tAC (MIN) + 2000 tIS tAC (MIN) + 2000 tAC (MIN) + 2000 ps ps ps ps ODT to power-down entry latency tANPD TBD TBD 3 3 3 tCK ODT power-down exit latency tAXPD TBD TBD 8 8 8 tCK Exit active power-down to READ command, MR[bit12=0] Exit active power-down to READ command, MR[bit12=1] A Exit precharge power-down to any nonREAD command. CKE minimum high/low time tXARD TBD TBD 2 2 2 tCK tXARDS TBD TBD 7 - AL 6 - AL 6 - AL tCK tXP TBD TBD 2 2 2 tCK tCKE TBD TBD 3 3 3 tCK AC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different. February 2006 Rev. 2 8 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED ORDERING INFORMATION FOR D4 Part Number Clock/Data Rate Speed CAS Latency tRCD tRP Height** WV3HG264M64EEU806D4xG* 400MHz/800Mb/s 6 6 6 30.00mm (1.181") TYP WV3HG264M64EEU665D4xG* 333MHz/667Mb/s 5 5 5 30.00mm (1.181") TYP WV3HG264M64EEU534D4xG 266MHz/533Mb/s 4 4 4 30.00mm (1.181") TYP WV3HG264M64EEU403D4xG 200MHz/400Mb/s 3 3 3 30.00mm (1.181") TYP * Consult factory for availability NOTES: • RoHS product. (“G” = RoHS Compliant) • Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others) • Consult factory for availability of industrial temperature (-40°C to 85°C) option PACKAGE DIMENSIONS FOR D4 FRONT VIEW 3.80 (0.150) MAX 67.75 (2.667) 67.45 (2.656) 4.10(0.161) (2X) 3.90(0.154) 30.15 (1.187) 29.85 (1.175) 1.80 (0.071) (2X) 20.00 (0.787) TYP 6.00 (0.236) 2.55 (0.100) 2.15 (0.085) 1.10 (0.043) 0.90 (0.035) 1.00 (0.039) TYP PIN 1 0.45 (0.018) TYP 0.60 (0.024) TYP PIN 199 63.60 (2.504) TYP BACK VIEW 4.2 (0.165) TYP PIN 200 47.40 (1.866) TYP PIN 2 11.40 (0.449) TYP ** ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES) February 2006 Rev. 2 9 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED PART NUMBERING GUIDE WV 3 H G 2 64M 64 E E U xxx D4 x G WEDC MEMORY (SDRAM) DDR 2 GOLD DUAL RANK DEPTH BUS WIDTH COMPONENT WIDTH x8 1.8V UNBUFFERED SPEED (Mb/s) PACKAGE 200 PIN COMPONENT VENDOR NAME (M = Micron) (S = Samsung) G = ROHS COMPLIANT February 2006 Rev. 2 10 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WV3HG264M64EEU-D4 ADVANCED Document Title 1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED Revision History Rev # History Release Date Status Rev 0 Created February 2005 Advanced Rev 1 1.1 Updated AC specifications November 2005 Advanced Rev 2 2.1 Update Specifications • VCC • Maximum Rating Febraury 2006 Advanced February 2006 Rev. 2 11 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com