PRELIMINARY CYP15G0401TB Quad HOTLink II™ Transmitter Features • Single 3.3V supply • Quad transmitter for 195 to 1500 MBaud serial signaling rate ® • Second-generation HOTLink technology • Compliant to multiple standards — ESCON, DVB-ASI, Fibre Channel and Gigabit Ethernet (IEEE802.3z) — 8B/10B encoded or 10-bit unencoded data • Selectable parity check Functional Description The CYP15G0401TB Quad HOTLink II™ Transmitter is a point-to-point or point-to-multipoint communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195-to-1500 MBaud per serial link. • Selectable input clocking options • Synchronous LVTTL parallel interface • Optional Phase Align Buffer in Transmit Path • Internal phase-locked loop (PLL) with no external PLL components • Dual differential PECL-compatible serial outputs per channel — No external bias resistors required — Signaling-rate controlled edge-rates • Compatible with — fiber-optic modules — copper cables — circuit board traces • JTAG boundary scan • Built-In Self-Test (BIST) for at-speed link testing • Low power 1.9W @ 3.3V typical • Pb free package option available • 0.25µ BiCMOS technology — Aggregate throughput of 6 GBits/second — Source matched for 50Ω transmission lines • 256-ball thermally enhanced BGA Each transmitter accepts parallel characters in an Input Register, encodes each character for transport, and converts it to serial data. Figure 1 illustrates typical connections between independent host systems and corresponding CYP15G0401TB and CYP15G0401RB parts. As a second-generation HOTLink device, the CYP15G0401TB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data, command, and BIST) with other HOTLink devices. The transmitters (TX) of the CYP15G0401TB Quad HOTLink II consist of four byte-wide channels. Each channel can accept either eight-bit data characters or pre-encoded 10-bit transmission characters. Data characters are passed from the Transmit Input Register to an embedded 8B/10B Encoder to improve their serial transmission characteristics. These encoded characters are then serialized and output from dual Positive ECL (PECL)-compatible differential transmission-line drivers at a bit-rate of either 10- or 20-times the input reference clock. The integrated 8B/10B Encoder may be bypassed for systems that present externally encoded or scrambled data at the parallel interface. Serial Link 10 10 Serial Link Serial Link 10 10 10 System Host Serial Link CYP15G0401RB 10 CYP15G0401TB System Host 10 10 Backplane or Cabled Connections Figure 1. HOTLink II System Connections Cypress Semiconductor Corporation Document #: 38-02112 Rev. ** • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Revised February 14, 2005 PRELIMINARY CYP15G0401TB The parallel input interface may be configured for numerous forms of clocking to provide the highest flexibility in system architecture. Each transmitter contains an independent BIST pattern generator. This BIST hardware allows at-speed testing of the high-speed serial data paths in each transmit section, and across the interconnecting links. HOTLink II devices are ideal for a variety of applications where parallel interfaces can be replaced with high-speed, point-to-point serial links. Some applications include interconnecting backplanes on switches, routers, servers and video transmission systems. TXDD[7:0] TXCTD[1:0] x10 x10 Phase Align Buffer Phase Align Buffer Phase Align Buffer Phase Align Buffer Encoder 8B/10B Encoder 8B/10B Encoder 8B/10B Encoder 8B/10B Serializer Serializer Serializer Serializer Document #: 38-02112 Rev. ** OUTA2± OUTA1± TX TX TX TX OUTD1± OUTD2± TXDC[7:0] TXCTC[1:0] x10 OUTC1± OUTC2± TXDB[7:0] TXCTB[1:0] x10 OUTB1± OUTB2± TXDA[7:0] TXCTA[1:0] CYP15G0401TB Transmitter Logic Block Diagram Page 2 of 30 PRELIMINARY CYP15G0401TB Transmit Path Block Diagram REFCLK+ REFCLK– TXRATE TRSTZ Transmit PLL Clock Multiplier Bit-rate Clock BISTLE SPDSEL Character-Rate Clock TXCLKO+ TXCLKO– 2 TXMODE[1:0] Transmit Mode OELE Shifter 10 Shifter 10 OUTB1+ OUTB1– OUTB2+ OUTB2– Shifter 10 OUTA1+ OUTA1– OUTA2+ OUTA2– OUTC1+ OUTC1– OUTC2+ OUTC2– Shifter BIST LFSR 8B/10B 10 BIST LFSR 8B/10B 12 BIST LFSR 8B/10B 12 Parity Check 12 BIST LFSR 8B/10B 2 Input Register 8 Phase-align Buffer 8 SCSEL TXOPA TXCTA[1:0] Output Enable Latch 4 TXCKSEL TXPERA TXDA[7:0] BOE[7:0] BIST Enable Latch OUTD1+ OUTD1– H M L TXCLKA 2 11 11 Parity Check TXOPB TXCTB[1:0] 8 Phase-align Buffer TXDB[7:0] Input Register TXPERB 12 H M L TXCLKB 2 11 11 Parity Check TXOPC TXCTC[1:0] 8 Phase-align Buffer TXDC[7:0] Input Register TXPERC 12 H M L TXCLKC TXOPD TXCTD[1:0] 11 11 Parity Check 8 Phase-align Buffer TXDD[7:0] Input Register TXPERD 12 OUTD2+ OUTD2– H M L TXCLKD TXRST PARCTL Document #: 38-02112 Rev. ** JTAG Boundary Scan Controller TMS TCLK TDI TDO Page 3 of 30 PRELIMINARY CYP15G0401TB Pin Configuration (Top View)[1] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 A N/C OUT C1- N/C OUT C2- VCC N/C OUT D1- GND GND OUT D2- GND OUT A1- GND N/C OUT A2- VCC N/C OUT B1- N/C OUT B2- B VCC OUT C1+ VCC OUT C2+ VCC VCC OUT D1+ GND N/C OUT D2+ N/C OUT A1+ GND GND OUT A2+ VCC VCC OUT B1+ GND OUT B2+ C TDI TMS VCC VCC VCC PAR CTL N/C GND BOE[7] BOE[5] BOE[3] BOE[1] GND TX MODE [0] GND VCC TX RATE GND GND TDO D TCLK TRSTZ VCC VCC VCC VCC SPD SEL GND BOE[6] BOE[4] BOE[2] BOE[0] GND TX MODE [1] GND VCC VCC GND N/C N/C E VCC VCC VCC VCC VCC VCC VCC VCC F TXPER C TXOP C TXDC [0] N/C BISTLE N/C N/C N/C G TXDC [7] TXCK SEL TXDC [4] TXDC [1] GND OELE N/C N/C H GND GND GND GND GND GND GND GND J TXCTC [1] TXDC [5] TXDC [2] TXDC [3] N/C N/C N/C N/C K N/C N/C TXCTC [0] N/C N/C N/C N/C N/C L N/C N/C TXCLK C TXDC [6] N/C N/C N/C TXDB [6] M N/C N/C N/C N/C TXDB [7] TXCLK B N GND GND GND GND GND GND GND GND P N/C N/C N/C N/C TXDB [5] TXDB [4] TXDB [3] TXDB [2] R N/C N/C TXPER D TXOP D TXDB [1] TXDB [0] TXOP B TXPER B T VCC VCC VCC VCC VCC VCC VCC VCC U TXDD [0] TXDD [1] TXDD [2] TXCTD [1] VCC N/C N/C GND N/C N/C REF CLK- TXDA [1] GND TXDA [4] TXCTA [0] VCC N/C N/C N/C N/C V TXDD [3] TXDD [4] TXCTD [0] N/C VCC N/C N/C GND N/C N/C REF CLK+ N/C GND TXDA [3] TXDA [7] VCC N/C N/C N/C N/C W TXDD [5] TXDD [7] N/C N/C VCC N/C N/C GND TXCLK TXRST TXOPA SCSEL O- GND TXDA [2] TXDA [6] VCC N/C N/C N/C N/C Y TXDD [6] TXCLK D N/C N/C VCC N/C N/C GND TXCLK O+ GND TXDA [0] TXDA [5] VCC TXCTA [1] N/C N/C N/C TXCTB TXCTB [1] [0] N/C TXCLK TXPER A A Note: 1. N/C = Do Not Connect Document #: 38-02112 Rev. ** Page 4 of 30 PRELIMINARY CYP15G0401TB Pin Configuration (Bottom View)[1] 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 OUT B2- N/C OUT B1- N/C VCC OUT A2- N/C GND OUT A1- GND OUT D2- GND GND OUT D1- N/C VCC OUT C2- N/C OUT C1- N/C A OUT B2+ GND OUT B1+ VCC VCC OUT A2+ GND GND OUT A1+ N/C OUT D2+ N/C GND OUT D1+ VCC VCC OUT C2+ VCC OUT C1+ VCC B TDO GND GND TX RATE VCC GND TX MODE [0] GND BOE[1] BOE[3] BOE[5] BOE[7] GND N/C PAR CTL VCC VCC VCC TMS TDI C N/C N/C GND VCC VCC GND TX MODE [1] GND BOE[0] BOE[2] BOE[4] BOE[6] GND SPD SEL VCC VCC VCC VCC TRSTZ TCLK D VCC VCC VCC VCC VCC VCC VCC VCC E N/C N/C N/C BISTLE N/C TXDC [0] TXOP C TXPER C F N/C N/C OELE GND TXDC [1] TXDC [4] TXCK SEL TXDC [7] G GND GND GND GND GND GND GND GND H N/C N/C N/C N/C TXDC [3] TXDC [2] TXDC [5] TXCTC [1] J N/C N/C N/C N/C N/C TXCTC [0] N/C N/C K TXDB [6] N/C N/C N/C TXDC [6] TXCLK C N/C N/C L TXCLK B TXDB [7] N/C N/C N/C N/C M GND GND GND GND GND GND GND GND N TXDB [2] TXDB [3] TXDB [4] TXDB [5] N/C N/C N/C N/C P TXPER B TXOP B TXDB [0] TXDB [1] TXOP D TXPER D N/C N/C R VCC VCC VCC VCC VCC VCC VCC VCC T N/C N/C N/C N/C VCC TXCTA [0] TXDA [4] GND TXDA [1] REF CLK- N/C N/C GND N/C N/C VCC TXCTD [1] TXDD [2] TXDD [1] TXDD [0] U N/C N/C N/C N/C VCC TXDA [7] TXDA [3] GND N/C REF CLK+ N/C N/C GND N/C N/C VCC N/C TXCTD [0] TXDD [4] TXDD [3] V N/C N/C N/C N/C VCC TXDA [6] TXDA [2] GND SCSEL TXOP A TXRST TXCLK O- GND N/C N/C VCC N/C N/C TXDD [7] TXDD [5] W N/C N/C N/C TXCTA [1] VCC TXDA [5] TXDA [0] GND TXPER TXCLK A A N/C TXCLK O+ GND N/C N/C VCC N/C N/C TXCLK D TXDD [6] Y TXCTB TXCTB [0] [1] Document #: 38-02112 Rev. ** Page 5 of 30 PRELIMINARY CYP15G0401TB Pin Descriptions CYP15G0401TB Quad HOTLink II Transmitter Pin Name I/O Characteristics Signal Description Transmit Path Data Signals TXPERA TXPERB TXPERC TXPERD LVTTL Output, changes relative to REFCLK↑ [2] Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is enabled and a parity error is detected at the Encoder. This output is HIGH for one transmit character clock period to indicate detection of a parity error in the character presented to the Encoder. If a parity error is detected, the character in error is replaced with a C0.7 character to force a corresponding bad-character detection at the remote end of the link. This replacement takes place regardless of the encoded/non-encoded state of the interface. When BIST is enabled for the specific transmit channel, BIST progress is presented on these outputs. Once every 511 character times, the associated TXPERx signal will pulse HIGH for one transmit-character clock period to indicate a complete pass through the BIST sequence. Therefore, in this case TXPERx signal will pulse HIGH for one transmit-character clock period. These outputs also provide indication of a transmit Phase-align Buffer underflow or overflow. When the transmit Phase-align Buffers are enabled (TXCKSEL ≠ LOW, or TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is detected, TXPERx for the channel in error is asserted and remains asserted until either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to re-center the transmit Phase-align Buffers. TXCTA[1:0] TXCTB[1:0] TXCTC[1:0] TXCTD[1:0] LVTTL Input, synchronous, sampled by the selected TXCLKx↑ or REFCLK↑ [2] Transmit Control. These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL, and are passed to the Encoder or Transmit Shifter. They identify how the associated TXDx[7:0] characters are interpreted. When the Encoder is bypassed, these inputs are interpreted as data bits of 10-bit input character. When the Encoder is enabled, these inputs determine if the TXDx[7:0] character is encoded as Data, a Special Character code, a K28.5 fill character or a Word Sync Sequence. See Table 1 for details. TXDA[7:0] TXDB[7:0] TXDC[7:0] TXDD[7:0] LVTTL Input, synchronous, sampled by the selected TXCLKx↑ or REFCLK↑ [2] Transmit Data Inputs. These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL and passed to the Encoder or Transmit Shifter. TXOPA TXOPB TXOPC TXOPD LVTTL Input, synchronous, internal pull-up, sampled by the respective TXCLKx↑ or REFCLK↑ [2] Transmit Path Odd Parity. When parity checking is enabled (PARCTL ≠ LOW), the parity captured at these inputs is XORed with the data on the associated TXDx bus (and sometimes TXCT[1:0]) to verify the integrity of the captured character. See Table 2 for details. SCSEL LVTTL Input, synchronous, internal pull-down, sampled by TXCLKA↑ or REFCLK↑ [2] Special Character Select. Used in some transmit modes along with TXCTx[1:0] to encode special characters or to initiate a Word Sync Sequence. When the transmit paths are configured for independent input clocks (TXCKSEL = MID), SCSEL is captured relative to TXCLKA↑. When the Encoder is enabled (TXMODE[1:0] ≠ LOW), TXDx[7:0] specify the specific data or command character to be sent. When the Encoder is bypassed, these inputs are interpreted as data bits of the 10-bit input character. See Table 1 for details. Note: 2. When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling edges of REFCLK. Document #: 38-02112 Rev. ** Page 6 of 30 PRELIMINARY CYP15G0401TB Pin Descriptions (continued) CYP15G0401TB Quad HOTLink II Transmitter Pin Name TXRST I/O Characteristics LVTTL Input, asynchronous, internal pull-up, sampled by REFCLK↑ [2] Signal Description Transmit Clock Phase Reset. Active LOW. When sampled LOW, the transmit Phase-align Buffers are allowed to adjust their data-transfer timing (relative to the selected input clock) to allow clean transfer of data from the Input Register to the Encoder or Transmit Shifter. When TXRST is sampled HIGH, the internal phase relationship between the associated TXCLKx and the internal character-rate clock is fixed and the device operates normally. When configured for half-rate REFCLK sampling of the transmit character stream (TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear Phase-align buffer faults caused by highly asymmetric REFCLK periods or REFCLKs with excessive cycle-to-cycle jitter. During this alignment period, one or more characters may be added to or lost from all the associated transmit paths as the transmit Phase-align Buffers are adjusted. TXRST must be sampled LOW by a minimum of two consecutive rising edges REFCLK to ensure the reset operation is initiated correctly on all channels. This input is ignored when both TXCKSEL and TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations, TXRST should be asserted during device initialization to ensure proper operation of the Phase-align buffer. TXRST should be asserted after the presence of a valid TXCLKx and after allowing enough time for the TXPLL to lock to the reference clock (as specified by parameter tTXLOCK). Transmit Path Clock and Clock Control TXCKSEL Three-level Select [3], static control input Transmit Clock Select. Selects the clock source, used to write data into the transmit Input Register of the transmit channel(s). When LOW, REFCLK↑ [2] is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. When MID, TXCLKx↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When HIGH, TXCLKA↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. TXCLKO± LVTTL Output Transmit Clock Output. This true and complement output clock is synthesized by the transmit PLL and is synchronous to the internal transmit character clock. It has the same frequency as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK. TXRATE LVTTL Input, static control input, internal pull-down Transmit PLL Clock Rate Select. When TXRATE = HIGH, the Transmit PLL multiplies REFCLK by 20 to generate the serial bit-rate clock. When TXRATE = LOW, the transmit PLL multiples REFCLK by 10 to generate the serial bit-rate clock. See Table 9 for a list of operating serial rates. When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register), configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation. TXCLKA TXCLKB TXCLKC TXCLKD LVTTL Clock Input, internal pull-down Transmit Path Input Clocks. These clocks must be frequency-coherent to TXCLKO±, but may be offset in phase. The internal operating phase of each input clock (relative to REFLCK or TXCLKO±) is adjusted when TXRST = LOW and locked when TXRST = HIGH. Transmit Path Mode Control TXMODE[1:0] Three-level Select [3] static control inputs Transmit Operating Mode. These inputs are interpreted to select one of nine operating modes of the transmit path. See Table 3 for a list of operating modes. Note: 3. Three-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to VSS (ground). The HIGH level is usually implemented by direct connection to VCC. When not connected or allowed to float, a Three-level select input will self-bias to the MID level. Document #: 38-02112 Rev. ** Page 7 of 30 PRELIMINARY CYP15G0401TB Pin Descriptions (continued) CYP15G0401TB Quad HOTLink II Transmitter Pin Name I/O Characteristics Signal Description Device Control Signals PARCTL Three-level Select [3], static control input Parity Check Control. Used to control the different parity check functions. When LOW, parity check is disabled. When MID, and the 8B/10B Encoder is enabled (TXMODE[1] ≠ LOW), TXDx[7:0] inputs are checked (along with TXOPx) for valid ODD parity. When the Encoder is disabled (TXMODE[1] = LOW), theTXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity. When HIGH, parity check is enabled. The TXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity. See Table 2 for details. SPDSEL Three-level Select [3] static control input Serial Rate Select. This input specifies the operating bit-rate range of the transmit PLLs. LOW = 195–400 MBd, MID = 400–800 MBd, HIGH = 800–1500 MBd. When SPDSEL is LOW, setting TXRATE = HIGH (Half-rate Reference Clock) is invalid. TRSTZ LVTTL Input, internal pull-up Device Reset. Active LOW. Initializes all state machines and counters in the device. When sampled LOW by the rising edge of REFCLK↑, this input resets the internal state machines. When the reset is removed (TRSTZ sampled HIGH by REFCLK↑), the status and data outputs will become deterministic in less than 16 REFCLK cycles. The BISTLE and OELE latches are reset by TRSTZ. If the Phase-align Buffer is used, TRSTZ should be applied after power up to initialize the internal pointers into these memory arrays. REFCLK± Differential LVPECL or single-ended LVTTL Input Clock Reference Clock. This clock input is used as the timing reference for the transmit PLL. This input clock may also be selected to clock the transmit parallel interfaces. When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement REFCLK input, and leave the alternate REFCLK input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the clock for the parallel transmit data (input) interface. Analog I/O and Control OUTA1± OUTB1± OUTC1± OUTD1± CML Differential Output Primary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules. OUTA2± OUTB2± OUTC2± OUTD2± CML Differential Output Secondary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules. OELE LVTTL Input, asynchronous, internal pull-up Serial Driver Output Enable Latch Enable. Active HIGH. When OELE = HIGH, the signals on the BOE[7:0] inputs directly control the OUTxy± differential drivers. When the BOE[x] input is HIGH, the associated OUTxy± differential driver is enabled. When the BOE[x] input is LOW, the associated OUTxy± differential driver is powered down. The specific mapping of BOE[7:0] signals to transmit output enables is listed in Table 8. When OELE returns LOW, the last values present on BOE[7:0] are captured in the internal Output Enable Latch. If the device is reset (TRSTZ is sampled LOW), the latch is reset to disable all outputs. BISTLE LVTTL Input, asynchronous, internal pull-up Transmit BIST Latch Enable. Active HIGH. When BISTLE = HIGH, the signals on the BOE[7:0] inputs directly control the transmit BIST enables. When the BOE[x] input is LOW, the associated transmit channel is configured to generate the BIST sequence. When the BOE[x] input is HIGH, the associated transmit channel is configured for normal data transmission. The specific mapping of BOE[7:0] signals to transmit BIST enables is listed in Table 8. When BISTLE returns LOW, the last values present on BOE[7:0] are captured in the internal BIST Enable Latch. When the latch is closed, if the device is reset (TRSTZ is sampled LOW), the latch is reset to disable BIST on all transmit channels. Document #: 38-02112 Rev. ** Page 8 of 30 PRELIMINARY CYP15G0401TB Pin Descriptions (continued) CYP15G0401TB Quad HOTLink II Transmitter Pin Name BOE[7:0] I/O Characteristics LVTTL Input, asynchronous, internal pull-up Signal Description BIST and Serial Output, and Enables. These inputs are passed to and through the Output Enable Latch when OELE is HIGH, and captured in this latch when OELE returns LOW. These inputs are passed to and through the BIST Enable Latch when BISTLE is HIGH, and captured in this latch when BISTLE returns LOW. JTAG Interface TMS LVTTL Input, internal pull-up Test Mode Select. Used to control access to the JTAG Test Modes. If maintained high for ≥5 TCLK cycles, the JTAG test controller is reset. The TAP controller is also reset automatically upon application of power to the device. TCLK LVTTL Input, internal pull-down JTAG Test Clock TDO Three-state LVTTL Output Test Data Out. JTAG data output buffer which is High-Z while JTAG test mode is not selected. TDI LVTTL Input, internal pull-up Test Data In. JTAG data input port. Power VCC +3.3V Power GND Signal and power ground for all internal circuits. CYP15G0401TB HOTLink II Operation The CYP15G0401TB is a highly configurable device designed to support reliable transfer of large quantities of data, using high-speed serial links, from one source to one or multiple destinations. This device supports four single-byte or single-character channels. CYP15G0401TB Transmit Data Path Operating Modes TXCLKA↑. While the value on SCSEL still affects all channels, it is interpreted when the character containing it is read from the transmit Phase-align Buffer (where all four paths are internally clocked synchronously). Table 1. Input Register Bit Assignments [4] Encoded Signal Name Unencoded 2-bit Control 3-bit Control TXDx[0] (LSB) DINx[0] TXDx[0] TXDx[0] The transmit path of the CYP15G0401TB supports four character-wide data paths. These data paths are used in multiple operating modes as controlled by the TXMODE[1:0] inputs. TXDx[1] DINx[1] TXDx[1] TXDx[1] TXDx[2] DINx[2] TXDx[2] TXDx[2] TXDx[3] DINx[3] TXDx[3] TXDx[3] Input Register TXDx[4] DINx[4] TXDx[4] TXDx[4] The bits in the Input Register for each channel support different assignments, based on if the character is unencoded, encoded with two control bits, or encoded with three control bits. These assignments are shown in Table 1. Each Input Register captures a minimum of eight data bits and two control bits on each input clock cycle. When the Encoder is bypassed, the TXCTx[1:0] control bits, are part of the preencoded 10-bit character. TXDx[5] DINx[5] TXDx[5] TXDx[5] TXDx[6] DINx[6] TXDx[6] TXDx[6] TXDx[7] DINx[7] TXDx[7] TXDx[7] When the Encoder is enabled (TXMODE[1] ≠ LOW), the TXCTx[1:0] bits are interpreted along with the associated TXDx[7:0] character to generate the specific 10-bit transmission character. When TXMODE[0] ≠ HIGH, an additional special character select (SCSEL) input is also captured and interpreted. This SCSEL input is used to modify the encoding of the associated characters. When the transmit Input Registers are clocked by a common clock (TXCLKA↑ or REFCLK↑), this SCSEL input can be changed on a clock-by-clock basis and affects all four channels. When operated with a separate input clock on each transmit channel, this SCSEL input is sampled synchronous to Document #: 38-02112 Rev. ** TXCTx[0] DINx[8] TXCTx[0] TXCTx[0] TXCTx[1] (MSB) DINx[9] TXCTx[1] TXCTx[1] SCSEL N/A N/A SCSEL Phase-align Buffer Data from the Input Registers are passed either to the Encoder or to the associated Phase-align Buffer. When the transmit paths are operated synchronous to REFCLK↑ (TXCKSEL = LOW and TXRATE = LOW), the Phase-align Buffers are bypassed and data is passed directly to the Parity Check and Encoder blocks to reduce latency. When an Input-Register clock with an uncontrolled phase relationship to REFCLK is selected (TXCKSEL ≠ LOW) or if data is captured on both edges of REFCLK (TXRATE = HIGH), the Phase-align Buffers are enabled. These buffers are used Page 9 of 30 PRELIMINARY CYP15G0401TB to absorb clock phase differences between the presently selected input clock and the internal character clock. Initialization of the Phase-align Buffers takes place when the TXRST input is sampled LOW by two consecutive rising edges of REFCLK. When TXRST is returned HIGH, the present input clock phase relative to REFCLK is set. TXRST is an asynchronous input, but is sampled internally to synchronize it to the internal transmit path state machines. Once set, the input clocks are allowed to skew in time up to half a character period in either direction relative to REFCLK; i.e., ±180°. This time shift allows the delay paths of the character clocks (relative to REFCLK) to change due to operating voltage and temperature, while not affecting the design operation. If the phase offset, between the initialized location of the input clock and REFCLK↑, exceeds the skew handling capabilities of the Phase-align Buffer, an error is reported on the associated TXPERx output. This output indicates a continuous error until the Phase-align Buffer is reset. While the error remains active, the transmitter for the associated channel will output a continuous C0.7 character to indicate to the remote receiver that an error condition is present in the link. In specific transmit modes, it is also possible to reset the Phase-align Buffers individually and with minimal disruption of the serial data stream. When the transmit interface is configured for generation of atomic Word Sync Sequences (TXMODE[1] = MID) and a Phase-align Buffer error is present, the transmission of a Word Sync Sequence will re-center the Phase-align Buffer and clear the error condition.[5] Parity Support In addition to the ten data and control bits that are captured at each transmit Input Register, a TXOPx input is also available on each channel. This allows the CYP15G0401TB to support ODD parity checking for each channel. Parity checking is available for all operating modes (including Encoder Bypass). The specific mode of parity checking is controlled by the PARCTL input, and operates per Table 2. When PARCTL is MID (open) and the Encoders are enabled (TXMODE[1] ≠ LOW), only the TXDx[7:0] data bits are checked for ODD parity along with the associated TXOPx bit. When PARCTL = HIGH with the Encoder enabled (or MID with the Encoder bypassed), the TXDx[7:0] and TXCTx[1:0] inputs are checked for ODD parity along with the associated TXOPx bit. When PARCTL = LOW, parity checking is disabled. When parity checking and the Encoder are both enabled (TXMODE[1] ≠ LOW), the detection of a parity error causes a C0.7 character of proper disparity to be passed to the Transmit Shifter. When the Encoder is bypassed (TXMODE[1] = LOW, LOW), detection of a parity error causes a positive disparity version of a C0.7 transmission character to be passed to the Transmit Shifter. Table 2. Input Register Bits Checked for Parity [6] Transmit Parity Check Mode (PARCTL) MID Signal Name TXMODE[1] = LOW TXMODE[1] ≠ LOW HIGH TXDx[0] X [7] X X TXDx[1] X X X TXDx[2] X X X TXDx[3] X X X TXDx[4] X X X TXDx[5] X X X TXDx[6] X X X X LOW TXDx[7] X TXCTx[0] X TXCTx[1] X TXOPx X X X X X X logic. This block interprets each character and any associated control bits, and outputs a 10-bit transmission character. Depending on the configured operating mode, the generated transmission character may be • the 10-bit pre-encoded character accepted in the Input Register • the 10-bit equivalent of the eight-bit Data character accepted in the Input Register • the 10-bit equivalent of the eight-bit Special Character code accepted in the Input Register • the 10-bit equivalent of the C0.7 SVS character if parity checking was enabled and a parity error was detected • the 10-bit equivalent of the C0.7 SVS character if a Phase-align Buffer overflow or underflow error is present • a character that is part of the 511-character BIST sequence • a K28.5 character generated as an individual character or as part of the 16-character Word Sync Sequence. The selection of the specific characters generated are controlled by the TXMODE[1:0], SCSEL, TXCTx[1:0], and TXDx[7:0] inputs for each character. Data Encoding Raw data, as received directly from the Transmit Input Register, is seldom in a form suitable for transmission across a serial link. The characters must usually be processed or transformed to guarantee • a minimum transition density (to allow the remote serial receive PLL to extract a clock from the data stream). Encoder • a DC-balance in the signaling (to prevent baseline wander). The character, received from the Input Register or Phase-align Buffer and Parity Check Logic, is then passed to the Encoder • run-length limits in the serial data (to limit the bandwidth requirements of the serial link). Notes: 4. The TXOPx inputs are also captured in the associated Input Register, but their interpretation is under the separate control of PARCTL. 5. One or more K28.5 characters may be added or lost from the data stream during this reset operation. When used with non-Cypress devices that require a complete 16-character Word Sync Sequence for proper Receive Elasticity Buffer alignment, it is recommend that the sequence be followed by a second Word Sync Sequence to ensure proper operation. 6. Transmit path parity errors are reported on the associated TXPERx output. 7. Bits marked as X are XORed together. Result must be a logic-1 for parity to be valid. Document #: 38-02112 Rev. ** Page 10 of 30 PRELIMINARY CYP15G0401TB • the remote receiver a way of determining the correct character boundaries (framing). When the Encoder is enabled (TXMODE[1] ≠ LOW), the characters to be transmitted are converted from Data or Special Character codes to 10-bit transmission characters (as selected by their respective TXCTx[1:0] and SCSEL inputs), using an integrated 8B/10B Encoder. When directed to encode the character as a Special Character code, it is encoded using the Special Character encoding rules listed in Table 14. When directed to encode the character as a Data character, it is encoded using the Data Character encoding rules in Table 13. The 8B/10B Encoder is standards compliant with ANSI/NCITS ASC X3.230-1994 (Fibre Channel), IEEE 802.3z (Gigabit Ethernet), the IBM® ESCON® and FICON™ channels, Digital Video Broadcast (DVB-ASI), and ATM Forum standards for data transport. Many of the Special Character codes listed in Table 14 may be generated by more than one input character. The CYP15G0401TB is designed to support two independent (but non-overlapping) Special Character code tables. This allows the CYP15G0401TB to operate in mixed environments with other Cypress HOTLink devices using the enhanced Cypress command code set, and the reduced command sets of other non-Cypress devices. Even when used in an environment that normally uses non-Cypress Special Character codes, the selective use of Cypress command codes can permit operation where running disparity and error handling must be managed. Following conversion of each input character from eight bits to a 10-bit transmission character, it is passed to the Transmit Shifter and is shifted out LSB first, as required by ANSI and IEEE standards for 8B/10B coded serial data streams. Transmit Modes The operating mode of the transmit path is set through the TXMODE[1:0] inputs. These static three-level select inputs allow one of nine transmit modes to be selected. The transmit modes are listed in Table 3 Table 3. Transmit Operating Modes TXMODE [1:0] Mode Number TX Mode Operating Mode Word Sync Sequence Support SCSEL Control TXCTx Function The encoded modes (TX Modes 3 through 8) support multiple encoding tables. These encoding tables vary by the specific combinations of SCSEL, TXCTx[1], and TXCTx[0] that are used to control the generation of data and control characters. These multiple encoding forms allow maximum flexibility in interfacing to legacy applications, while also supporting numerous extensions in capabilities. TX Mode 0—Encoder Bypass When the Encoder is bypassed, the character captured from the TXDx[7:0] and TXCTx[1:0] inputs is passed directly to the Transmit Shifter without modification. If parity checking is enabled (PARCTL ≠ LOW) and a parity error is detected, the 10-bit character is replaced with the 1001111000 pattern (+C0.7 character). With the Encoder bypassed, the TXCTx[1:0] inputs are considered part of the data character and do not perform a control function that would otherwise modify the interpretation of the TXDx[7:0] bits. The bit usage and mapping of these control bits when the Encoder is bypassed is shown in Table 4. In Encoder Bypass mode, the SCSEL input is ignored. All clocking modes interpret the data the same, with no internal linking between channels. Table 4. Encoder Bypass Mode (TXMODE[1:0] = LL) Signal Name Bus Weight 10Bit Name 20 a TXDx[1] 21 b TXDx[2] 22 c TXDx[3] 23 d TXDx[4] 24 e TXDx[5] 25 i TXDx[6] 26 f TXDx[7] 27 g TXCTx[0] 28 h TXCTx[1] (MSB) 29 j TXDx[0] [8] (LSB) TX Modes 1 and 2—Factory Test Modes These modes enable specific factory test configurations. They are not considered normal operating modes of the device. Entry or configuration of the device into these modes will not damage the device. 0 LL None None Encoder Bypass 1 LM None None Reserved for test TX Mode 3— Word Sync and SCSEL Control of Special Codes 2 LH None None Reserved for test 3 ML Atomic Special Character Encoder Control 4 MM Atomic Word Sync Encoder Control When configured in TX Mode 3, the SCSEL input is captured along with the associated TXCTx[1:0] data control inputs. These bits combine to control the interpretation of the TXDx[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 5. 5 MH Atomic None Encoder Control 6 HL Interruptible Special Character Encoder Control 7 HM Interruptible Word Sync Encoder Control 8 HH Interruptible None Encoder Control When TXCKSEL = MID, all transmit channels capture data into their Input Registers using independent TXCLKx clocks. In this mode, the SCSEL input is sampled only by TXCLKA↑. When the character (accepted in the Channel-A Input Register) has passed through the Phase-align Buffer and any selected parity validation, the level captured on SCSEL is passed to the Encoder of the remaining channels during this same cycle. Note: 8. LSB is shifted out first. Document #: 38-02112 Rev. ** Page 11 of 30 PRELIMINARY CYP15G0401TB 0 Encoded data character 0 1 K28.5 fill character 1 0 1 Special character code X 1 1 16-character Word Sync Sequence To avoid the possible ambiguities that may arise due to the uncontrolled arrival of SCSEL relative to the characters in the alternate channels, SCSEL is often used as static control input. Word Sync Sequence When TXCTx[1:0] = 11, a 16-character sequence of K28.5 characters, known as a Word Sync Sequence, is generated on the associated channel. This sequence of K28.5 characters may start with either a positive or negative disparity K28.5 (as determined by the current running disparity and the 8B/10B coding rules). The disparity of the second and third K28.5 characters in this sequence are reversed from what normal 8B/10B coding rules would generate. The remaining K28.5 characters in the sequence follow all 8B/10B coding rules. The disparity of the generated K28.5 characters in this sequence follow a pattern of either ++––+–+–+–+–+–+– or ––++–+–+–+–+–+–+. When TXMODE[1] = MID (open, TX modes 3, 4, and 5), the generation of this character sequence is an atomic (non-interruptible) operation. Once it has been successfully started, it cannot be stopped until all sixteen characters have been generated. The content of the associated Input Registers is ignored for the duration of this 16-character sequence. At the end of this sequence, if the TXCTx[1:0] = 11 condition is sampled again, the sequence restarts and remains uninterruptible for the following fifteen character clocks. If parity checking is enabled, the character used to start the Word Sync Sequence must also have correct ODD parity. Once the sequence is started, parity is not checked on the following fifteen characters in the Word Sync Sequence. When TXMODE[1] = HIGH (TX modes 6, 7, and 8), the generation of the Word Sync Sequence becomes an interruptible operation. In TX Mode 6, this sequence is started as soon as the TXCTx[1:0] = 11 condition is detected on a channel. In order for the sequence to continue on that channel, the TXCTx[1:0] inputs must be sampled as 00 for the remaining fifteen characters of the sequence. If at any time a sample period exists where TXCTx[1:0] ≠ 00, the Word Sync Sequence is terminated, and a character representing the associated data and control bits is generated by the Encoder. This resets the Word Sync Sequence state machine such that it will start at the beginning of the sequence at the next occurrence of TXCTx[1:0] = 11. When parity checking is enabled and TXMODE[1] = HIGH, all characters (including those in the middle of a Word Sync Sequence) must have correct parity. The detection of a character with incorrect parity during a Word Sync Sequence will interrupt that sequence and force generation of a C0.7 Document #: 38-02112 Rev. ** TX Mode 4—Atomic Word Sync and SCSEL Control of Word Sync Sequence Generation When configured in TX Mode 4, the SCSEL input is captured along with the associated TXCTx[1:0] data control inputs. These bits combine to control the interpretation of the TXDx[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 6. When TXCKSEL = MID, all transmit channels operate independently. In this mode, the SCSEL input is sampled only by TXCLKA↑. When the character accepted in the Channel-A Input Register has passed any selected validation and is ready to be passed to the Encoder, the level captured on SCSEL is passed to the Encoders of the remaining channels during this same cycle. Table 6. TX Modes 4 and 7 Encoding TXCTx[0] X 0 When TXCKSEL = LOW, the Input Registers for all four transmit channels are clocked by REFCLK.[2] When TXCKSEL = HIGH, the Input Registers for all four transmit channels are clocked with TXCLKA↑. In these clock modes all four sets of TXCTx[1:0] inputs operate synchronous to the SCSEL input. TXCTx[1] TXCTx[1] X Characters Generated SVS character. Any interruption of the Word Sync Sequence causes the sequence to terminate. SCSEL SCSEL TXCTx[0] Table 5. TX Modes 3 and 6 Encoding X X 0 Encoded data character 0 0 1 K28.5 fill character 0 1 1 Special character code 1 X 1 16-character Word Sync Sequence Characters Generated Changing the state of SCSEL will change the relationship of the characters to other channels. SCSEL should either be used as a static configuration input, or changed only when the state of TXCTx[1:0] on the alternate channels are such that SCSEL is ignored during the change. TX Mode 4 also supports an Word Sync Sequence. Unlike TX Mode 3, this sequence starts when SCSEL and TXCTx[0] are both high. With the exception of the combination of control bits used to initiate the sequence, the generation and operation of this Word Sync Sequence is the same as for TX Mode 3. TX Mode 5—Atomic Word Sync generation without SCSEL. When configured in TX Mode 5, the SCSEL signal is not used. The TXCTx[1:0] inputs for each channel control the characters generated by that channel. The specific characters generated by these bits are listed in Table 7. TX Mode 5 also has the capability of generating an atomic Word Sync Sequence. For the sequence to be started, the TXCTx[1:0] inputs must both be sampled HIGH. The generation and operation of this Word Sync Sequence is the same as TX Mode 3. Transmit BIST Each transmit channel contains an internal pattern generator that can be used to validate both device and link operation. Page 12 of 30 PRELIMINARY CYP15G0401TB SCSEL TXCTx[1] TXCTx[0] Table 7. TX Modes 5 and 8 Encoding X 0 0 Encoded data character X 0 1 K28.5 fill character X 1 0 X 1 1 Characters Generated present on the BOE[7:0] inputs are latched in the Output Enable Latch, and remain there until OELE returns HIGH to enable the latch. A device reset (TRSTZ sampled LOW) clears this latch and disables all Serial Drivers. Table 8. Output Enable and BIST Enable Signal Map BOE Input Output Controlled (OELE) BIST Channel Enable (BISTLE) Special character code BOE[7] OUTD2± Transmit D 16-character Word Sync Sequence BOE[6] OUTD1± X BOE[5] OUTC2± Transmit C BOE[4] OUTC1± X BOE[3] OUTB2± Transmit B BOE[2] OUTB1± X BOE[1] OUTA2± Transmit A BOE[0] OUTA1± X These generators are enabled by the associated BOE[x] signals listed in Table 8 (when the BISTLE latch enable input is HIGH). When enabled, a register in the associated transmit channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence that includes all Data and Special Character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to identical LFSR in the attached remote Receiver(s), the CYP15G0401RB for example. To enable BIST for serial link testing, ensure that the remote HOTLink receivers are using the recovered clock from the associated receive CDR PLL to clock the receive parallel interface (for example RXCKSEL = MID for the CYP15G0401RB device). When the BISTLE signal is HIGH, any BOE[x] input that is LOW enables the BIST generator in the associated transmit channel. When BISTLE returns LOW, the values of all BOE[x] signals are captured in the BIST Enable Latch. These values remain in the BIST Enable Latch until BISTLE is returned HIGH to open the latch. A device reset (TRSTZ sampled LOW), presets the BIST Enable Latch to disable BIST on all channels. NOTE: When all transmit channels are disabled (i.e., both outputs disabled in all channels) and a channel is re-enabled, the data on the Serial Drivers may not meet all timing specifications for up to 200 µs. Transmit PLL Clock Multiplier The Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the REFCLK input, and multiples that clock by 10 or 20 (as selected by TXRATE) to generate a bit-rate clock for use by the Transmit Shifter. It also provides a character-rate clock used by the transmit paths. This clock multiplier PLL can accept a REFCLK input between 20 MHz and 150 MHz, however, this clock range is limited by the operating mode of the CYP15G0401TB clock multiplier (controlled by TXRATE) and by the level on the SPDSEL input. All data and data-control information present at the associated TXDx[7:0] and TXCTx[1:0] inputs are ignored when BIST is active on that channel. When TXRATE = HIGH (Half-rate REFCLK), TXCKSEL = HIGH or MID (TXCLKx or TXCLKA selected to clock input register) is an invalid mode of operation. Serial Output Drivers SPDSEL is a static three-level select [3] (ternary) input that selects one of three operating ranges for the serial data outputs and inputs. The operating serial signaling-rate and allowable range of REFCLK frequencies are listed in Table 9. The serial interface Output Drivers use high-performance differential CML (Current Mode Logic) to provide source-matched drivers for the transmission lines. These Serial Drivers accept data from the Transmit Shifters. These outputs have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines. To achieve OBSAI RP3 compliancy, the serial output drivers must be AC-coupled to the transmission medium. Each Serial Driver can be enabled or disabled separately through the BOE[7:0] inputs, as controlled by the OELE latch-enable signal. When OELE is HIGH, the signals present on the BOE[7:0] inputs are passed through the Serial Output Enable Latch to control the Serial Driver. The BOE[7:0] input associated with a specific OUTxy± driver is listed in Table 8. When OELE is HIGH and BOE[x] is HIGH, the associated Serial Driver is enabled. When OELE is HIGH and BOE[x] is LOW, the associated Serial Driver is disabled and internally powered down. If both Serial Drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When OELE returns LOW, the values Document #: 38-02112 Rev. ** Table 9. Operating Speed Settings SPDSEL LOW MID (Open) HIGH TXRATE 1 0 1 0 1 0 REFCLK Frequency (MHz) reserved 19.5–40 20–40 40–80 40–75 80–150 Signaling Rate (MBaud) 195–400 400–800 800–1500 The REFCLK± input is a differential input with each input internally biased to 1.4V. If the REFCLK+ input is connected to a TTL, LVTTL, or LVCMOS clock source, REFCLK– can be left floating and the input signal is recognized when it passes through the internally biased reference point. Page 13 of 30 PRELIMINARY CYP15G0401TB When both the REFCLK+ and REFCLK– inputs are connected, the clock source must be a differential clock. This can be either a differential LVPECL clock that is DC- or AC-coupled, or a differential LVTTL or LVCMOS clock. By connecting the REFCLK– input to an external voltage source or resistive voltage divider, it is possible to adjust the reference point of the REFCLK+ input for alternate logic levels. When doing so, it is necessary to ensure that the input differential crossing point remains within the parametric range supported by the input. Power Control The CYP15G0401TB supports user control of the powered up or down state of each transmit channel. The transmit channels are controlled by the OELE signal and the values present on the BOE[7:0] bus. Powering down unused channels will save power and reduce system heat generation. Controlling system power dissipation will improve the system performance. Transmit Channels When OELE is HIGH, the signals on the BOE[7:0] inputs directly control the power enables for the Serial Drivers. When a BOE[x] input is HIGH, the associated Serial Driver is enabled. When a BOE[x] input is LOW, the associated Serial Driver is disabled and powered down. If both Serial Drivers of a channel are disabled, the internal logic for that transmit channel is powered down. When OELE returns LOW, the values present on the BOE[7:0] inputs are latched in the Output Enable Latch. Document #: 38-02112 Rev. ** Device Reset State When the CYP15G0401TB is reset by assertion of TRSTZ, the Transmit Enable Latches are cleared, and the BIST Enable Latch is preset. In this state, all transmit channels are disabled, and BIST is disabled on all channels. Following a device reset, it is necessary to enable the transmit channels used for normal operation. This can be done by sequencing the appropriate values on the BOE[7:0] inputs while the OELE signal is raised and lowered. For systems that do not require dynamic control of power, or want the device to power up in a fixed configuration, it is also possible to strap the OELE control signal HIGH to permanently enable its associated latches. Connection of the associated BOE[7:0] signals to a stable HIGH will then enable the respective transmit channels as soon as the TRSTZ signal is deasserted. JTAG Support The CYP15G0401TB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, only boundary scan is supported. This capability is present only on the LVTTL inputs, LVTTL outputs and the REFCLK± clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain. JTAG ID The JTAG device ID for the CYP15G0401TB is ‘1C800069’x. Three-level Select Inputs Each Three-level select input reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11, respectively. Page 14 of 30 PRELIMINARY CYP15G0401TB Maximum Ratings Static Discharge Voltage.......................................... > 2000 V (per MIL-STD-883, Method 3015) (Above which the useful life may be impaired. User guidelines only, not tested.) Latch-up Current..................................................... > 200 mA Storage Temperature .................................. –65°C to +150°C Power-up Requirements Ambient Temperature with Power Applied....–55°C to +125°C The CYP15G0401TB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up Supply Voltage to Ground Potential ............... –0.5V to +3.8V DC Voltage Applied to LVTTL Outputs in High-Z State .......................................–0.5V to VCC + 0.5V Operating Range Range Output Current into LVTTL Outputs (LOW)..................60 mA DC Input Voltage....................................–0.5V to VCC + 0.5V Ambient Temperature VCC 0°C to +70°C +3.3V ±5% –40°C to +85°C +3.3V ±5% Commercial Industrial CYP15G0401TB DC Electrical Characteristics Over the Operating Range Parameter Description Test Conditions Min. Max. Unit 2.4 VCC V 0 0.4 V –20 –100 mA –20 20 µA 2.0 VCC + 0.3 V –0.5 0.8 V 1.5 mA LVTTL-compatible Outputs VOHT Output HIGH Voltage IOH = −4 mA, VCC = Min. VOLT Output LOW Voltage IOL = 4 mA, VCC = Min. IOST Output Short Circuit Current VOUT = 0V[9] IOZL High-Z Output Leakage Current LVTTL-compatible Inputs VIHT Input HIGH Voltage VILT Input LOW Voltage IIHT Input HIGH Current REFCLK Input, VIN = VCC Other Inputs, VIN = VCC +40 µA IILT Input LOW Current REFCLK Input, VIN = 0.0V –1.5 mA IIHPDT Input HIGH Current with internal pull-down VIN = VCC Input LOW Current with internal pull-up VIN = 0.0V Other Inputs, VIN = 0.0V IILPUT –40 µA +200 µA –200 µA LVDIFF Inputs: REFCLK± VDIFF[10] Input Differential Voltage 400 VCC mV VIHHP Highest Input HIGH Voltage 1.2 VCC V VILLP Lowest Input LOW voltage 0.0 VCC/2 V VCOMREF[11] Common Mode Range 1.0 VCC – 1.2V V Min. ≤ VCC ≤ Max. 0.87 * VCC VCC V 0.47 * VCC 0.53 * VCC Three-level Inputs VIHH Three-level Input HIGH Voltage VIMM Three-level Input MID Voltage Min. ≤ VCC ≤ Max. VILL Three-level Input LOW Voltage Min. ≤ VCC ≤ Max. IIHH Input HIGH Current VIN = VCC IIMM Input MID current VIN = VCC/2 IILL Input LOW current VIN = GND 0.0 –50 V 0.13 * VCC V 200 µA 50 µA –200 µA Differential CML Serial Outputs: OUTA1±, OUTA2±, OUTB1±, OUTB2±, OUTC1±, OUTC2±, OUTD1±, OUTD2± VOHC Output HIGH Voltage (VCC referenced) 100Ω differential load VCC – 0.5 VCC – 0.2 V 150Ω differential load VCC – 0.5 VCC – 0.2 V Notes: 9. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle. 10. This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the true (+) input is more positive than the complement (−) input. A logic-0 exists when the complement (−) input is more positive than true (+) input. 11. The common mode range defines the allowable range of REFCLK+ and REFCLK− when REFCLK+ = REFCLK−. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0. Document #: 38-02112 Rev. ** Page 15 of 30 PRELIMINARY CYP15G0401TB CYP15G0401TB DC Electrical Characteristics Over the Operating Range (continued) Parameter Description VOLC Output LOW Voltage (VCC referenced) VODIF Output Differential Voltage |(OUT+) – (OUT–)| Min. Max. Unit 100Ω differential load Test Conditions VCC – 1.4 VCC – 0.7 V 150Ω differential load VCC – 1.4 VCC – 0.7 V 100Ω differential load 450 900 mV 150Ω differential load 560 1000 mV Typ.[12] Max.[13] Unit 610 770 mA 820 mA 750 mA 800 mA Max. Unit Power Supply Parameter Description Test Conditions ICC Power Supply Current REFCLK = Max. Commercial ICC Power Supply Current REFCLK = 125 MHz Commercial Industrial 590 Industrial Test Loads and Waveforms 3.3V RL = 100Ω R1 R1 = 590Ω R2 = 435Ω CL CL ≤ 7 pF (Includes fixture and probe capacitance) RL R2 (b) CML Output Test Load (a) LVTTL Output Test Load [14] [14] 3.0V Vth = 1.4V GND 2.0V 2.0V 0.8V 0.8V Vth = 1.4V ≤ 1 ns ≤ 1 ns [15] (c) LVTTL Input Test Waveform CYP15G0401TB AC Characteristics Over the Operating Range Parameter Description Min. CYP15G0401TB Transmitter LVTTL Switching Characteristics Over the Operating Range fTS TXCLKx Clock Frequency 19.5 150 MHz tTXCLK TXCLKx Period 6.66 51.28 ns [16] TXCLKx HIGH Time 2.2 ns tTXCLKL [16] TXCLKx LOW Time 2.2 ns tTXCLKR[16, 17, 18] tTXCLKF[16, 17, 18] TXCLKx Rise Time 0.2 1.7 ns TXCLKx Fall Time 0.2 1.7 ns tTXDS Transmit Data Set-Up Time to TXCLKx↑ (TXCKSEL ≠ LOW) 1.7 ns tTXDH Transmit Data Hold Time from TXCLKx↑ (TXCKSEL ≠ LOW) 0.8 ns fTOS TXCLKO Clock Frequency = 1x or 2x REFCLK Frequency tTXCLKO TXCLKO Period tTXCLKH 20 150 MHz 6.66 51.28 ns Notes: 12. Maximum ICC is measured with VCC = MAX, with all TX channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern to the associated remote receive channel, and outputs unloaded. 13. Typical ICC is measured under similar conditions except with VCC = 3.3V, TA = 25°C, with all TX channels enabled and one Serial Line Driver per transmit channel sending a continuous alternating 01 pattern to the associated remote receive channel. The redundant outputs on each channel are powered down and the parallel outputs are unloaded. 14. Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only. 5-pF differential load reflects tester capacitance, and is recommended at low data rates only. 15. The LVTTL switching threshold is 1.4V. All timing references are made relative to the point where the signal edges crosses the threshold voltage. 16. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested. 17. The ratio of rise time to falling time must not vary by greater than 2:1. 18. For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maximum time. Document #: 38-02112 Rev. ** Page 16 of 30 PRELIMINARY CYP15G0401TB CYP15G0401TB AC Characteristics Over the Operating Range (continued) Parameter Description Min. Max. Unit tTXCLKOD+ TXCLKO+ Duty Cycle with 60% HIGH time –1.0 +0.5 ns tTXCLKOD– TXCLKO– Duty Cycle with 40% HIGH time –0.5 +1.0 ns CYP15G0401TB REFCLK Switching Characteristics Over the Operating Range fREF[19] REFCLK Clock Frequency 19.5 150 MHz tREFCLK REFCLK Period 6.66 51.28 ns tREFH REFCLK HIGH Time (TXRATE = HIGH) 5.9 ns REFCLK HIGH Time (TXRATE = LOW) 2.9 [16] ns REFCLK LOW Time (TXRATE = HIGH) 5.9 ns REFCLK LOW Time (TXRATE = LOW) 2.9 [16] ns tREFL tREFD [20] REFCLK Duty Cycle 30 70 % 2 ns 2 ns tREFR [16, 17, 18] REFCLK Rise Time (20% – 80%) tREFF [16, 17, 18] REFCLK Fall Time (20% – 80%) tTREFDS Transmit Data Setup Time to REFCLK (TXCKSEL = LOW) 1.7 ns tTREFDH Transmit Data Hold Time from REFCLK (TXCKSEL = LOW) 0.8 ns CYP15G0401TB Transmit Serial Outputs and TX PLL Characteristics Over the Operating Range Parameter tB tRISE [16] tFALL [16] tDJ Description Condition Bit Time [16, 21, 23] Min. Max. Unit 5100 649 ps CML Output Rise Time 20% – 80% (CML Test Load) SPDSEL = HIGH 60 270 ps SPDSEL = MID 100 500 ps SPDSEL = LOW 180 1000 ps CML Output Fall Time 80% – 20% (CML Test Load) SPDSEL = HIGH 60 270 ps SPDSEL = MID 100 500 ps SPDSEL = LOW 180 1000 ps 802.3z[24] 25 ps 11 ps 200 us Deterministic Jitter (peak-peak) IEEE tRJ [16, 22, 23] Random Jitter (σ) IEEE 802.3z[24] tTXLOCK Transmit PLL lock to REFCLK Capacitance [16] Parameter Description Test Conditions Max. Unit CINTTL TTL Input Capacitance TA = 25°C, f0 = 1 MHz, VCC = 3.3V 7 pF CINPECL PECL input Capacitance TA = 25°C, f0 = 1 MHz, VCC = 3.3V 4 pF Notes: 19. While transmitting to a remote HOTLink II receiver the frequency difference between the transmitter and receiver reference clocks must be within ±1500-PPM. While transmitting to an unknown remote receiver compliant to a particular standard, the stability of the crystal needs to be within the limits specified by the appropriate standard. For example, to be IEEE 802.3z Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within ±100 PPM. 20. The duty cycle specification is a simultaneous condition with the tREFH and tREFL parameters. This means that at faster character rates the REFCLK duty cycle cannot be as large as 30% – 70%. 21. While sending continuous K28.5s, outputs loaded to a balanced 100Ω load, measured at the cross point of differential outputs, over the operating range. 22. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the operating range. 23. Total jitter is calculated at an assumed BER of 1E –12. Hence: total jitter (tJ) = (tRJ * 14) + tDJ. 24. Also meets all Jitter Generation requirements as specified by OBSAI RP3, CPRI, ESCON, FICON, Fibre Channel and DVB-ASI. Document #: 38-02112 Rev. ** Page 17 of 30 PRELIMINARY CYP15G0401TB CYP15G0401TB HOTLink II Transmitter Switching Waveforms Transmit Interface Write Timing TXCKSEL ≠ LOW tTXCLK tTXCLKH tTXCLKL TXCLKx tTXDS TXDx[7:0], TXCTx[1:0], TXOPx, SCSEL tTXDH Transmit Interface Write Timing TXCKSEL = LOW TXRATE = LOW tREFCLK tREFH tREFL REFCLK tTREFDS TXDx[7:0], TXCTx[1:0], TXOPx, SCSEL tTREFDH Transmit Interface Write Timing TXCKSEL = LOW TXRATE = HIGH tREFCLK tREFH tREFL Note 25 REFCLK Note 25 tTREFDS tTREFDS TXDx[7:0], TXCTx[1:0], TXOPx, SCSEL tTREFDH tTREFDH Transmit Interface TXCLKO Timing TXCKSEL = LOW TXRATE = HIGH tREFCLK tREFH tREFL REFCLK Note 27 tTXCLKO tTXCLKOD+ tTXCLKOD– Note 26 TXCLKO Notes: 25. When REFCLK is configured for half-rate operation (TXRATE = HIGH) and data is captured using REFCLK instead of a TXCLKx clock (TXCKSEL = LOW), data is captured using both the rising and falling edges of REFCLK. 26. The TXCLKO output is at twice the rate of REFCLK when TXRATE = HIGH and same rate as REFCLK when TXRATE = LOW. TXCLKO does not follow the duty cycle of REFCLK. 27. The rising edge of TXCLKO output has no direct phase relationship to the REFCLK input. Document #: 38-02112 Rev. ** Page 18 of 30 PRELIMINARY CYP15G0401TB CYP15G0401TB HOTLink II Transmitter Switching Waveforms (continued) Transmit Interface TXCLKO Timing TXCKSEL = LOW TXRATE = LOW tREFCLK tREFH tREFL Note 26 REFCLK tTXCLKO Note 27 tTXCLKOD+ tTXCLKOD– TXCLKO Document #: 38-02112 Rev. ** Page 19 of 30 PRELIMINARY CYP15G0401TB Table 10.Package Coordinate Signal Allocation Ball ID Signal Name Signal Type Ball ID Signal Name Signal Type Ball ID Signal Name Signal Type A01 N/C NO CONNECT C04 VCC POWER E19 VCC POWER A02 OUTC1– CML OUT C05 VCC POWER E20 VCC POWER A03 N/C NO CONNECT C06 PARCTL 3-LEVEL SEL F01 TXPERC LVTTL OUT A04 OUTC2– CML OUT C07 N/C NO CONNECT F02 TXOPC LVTTL IN PU A05 VCC POWER C08 GND GROUND F03 TXDC[0] LVTTL IN A06 N/C NO CONNECT C09 BOE[7] LVTTL IN PU F04 N/C NO CONNECT A07 OUTD1– CML OUT C10 BOE[5] LVTTL IN PU F17 BISTLE LVTTL IN PU A08 GND GROUND C11 BOE[3] LVTTL IN PU F18 N/C NO CONNECT A09 GND GROUND C12 BOE[1] LVTTL IN PU F19 N/C NO CONNECT A10 OUTD2– CML OUT C13 GND GROUND F20 N/C NO CONNECT A11 GND GROUND C14 TXMODE[0] 3-LEVEL SEL G01 TXDC[7] LVTTL IN A12 OUTA1– CML OUT C15 GND GROUND G02 TXCKSEL 3-LEVEL SEL A13 GND GROUND C16 VCC POWER G03 TXDC[4] LVTTL IN A14 N/C NO CONNECT C17 TXRATE LVTTL IN PD G04 TXDC[1] LVTTL IN A15 OUTA2– CML OUT C18 GND GROUND G17 GND GROUND A16 VCC POWER C19 GND GROUND G18 OELE LVTTL IN PU A17 N/C NO CONNECT C20 TDO LVTTL 3-S OUT G19 N/C NO CONNECT A18 OUTB1– CML OUT D01 TCLK LVTTL IN PD G20 N/C NO CONNECT A19 N/C NO CONNECT D02 TRSTZ LVTTL IN PU H01 GND GROUND A20 OUTB2– CML OUT D03 VCC POWER H02 GND GROUND B01 VCC POWER D04 VCC POWER H03 GND GROUND B02 OUTC1+ CML OUT D05 VCC POWER H04 GND GROUND B03 VCC POWER D06 VCC POWER H17 GND GROUND B04 OUTC2+ CML OUT D07 SPDSEL 3-LEVEL SEL H18 GND GROUND B05 VCC POWER D08 GND GROUND H19 GND GROUND B06 VCC POWER D09 BOE[6] LVTTL IN PU H20 GND GROUND B07 OUTD1+ CML OUT D10 BOE[4] LVTTL IN PU J01 TXCTC[1] LVTTL IN B08 GND GROUND D11 BOE[2] LVTTL IN PU J02 TXDC[5] LVTTL IN B09 N/C NO CONNECT D12 BOE[0] LVTTL IN PU J03 TXDC[2] LVTTL IN B10 OUTD2+ CML OUT D13 GND GROUND J04 TXDC[3] LVTTL IN B11 N/C NO CONNECT D14 TXMODE[1] 3-LEVEL SEL J17 N/C NO CONNECT B12 OUTA1+ CML OUT D15 GND GROUND J18 N/C NO CONNECT B13 GND GROUND D16 VCC POWER J19 N/C NO CONNECT B14 GND GROUND D17 VCC POWER J20 N/C NO CONNECT B15 OUTA2+ CML OUT D18 GND GROUND K01 N/C NO CONNECT B16 VCC POWER D19 N/C NO CONNECT K02 N/C NO CONNECT B17 VCC POWER D20 N/C NO CONNECT K03 TXCTC[0] LVTTL IN B18 OUTB1+ CML OUT E01 VCC POWER K04 N/C NO CONNECT B19 GND GROUND E02 VCC POWER K17 N/C NO CONNECT B20 OUTB2+ CML OUT E03 VCC POWER K18 N/C NO CONNECT C01 TDI LVTTL IN PU E04 VCC POWER K19 N/C NO CONNECT C02 TMS LVTTL IN PU E17 VCC POWER K20 N/C NO CONNECT C03 VCC POWER E18 VCC POWER L01 N/C NO CONNECT Document #: 38-02112 Rev. ** Page 20 of 30 PRELIMINARY CYP15G0401TB Table 10.Package Coordinate Signal Allocation (continued) Ball ID Signal Name Signal Type Ball ID Signal Name Signal Type Ball ID Signal Name Signal Type L02 N/C NO CONNECT T17 VCC POWER V20 N/C NO CONNECT L03 TXCLKC LVTTL IN PD T18 VCC POWER W01 TXDD[5] LVTTL IN L04 TXDC[6] LVTTL IN T19 VCC POWER W02 TXDD[7] LVTTL IN L17 N/C NO CONNECT T20 VCC POWER W03 N/C NO CONNECT L18 N/C NO CONNECT U01 TXDD[0] LVTTL IN W04 N/C NO CONNECT L19 N/C NO CONNECT U02 TXDD[1] LVTTL IN W05 VCC POWER L20 TXDB[6] LVTTL IN U03 TXDD[2] LVTTL IN W06 N/C NO CONNECT M01 N/C NO CONNECT U04 TXCTD[1] LVTTL IN W07 N/C NO CONNECT M02 N/C NO CONNECT U05 VCC POWER W08 GND GROUND M03 N/C NO CONNECT U06 N/C NO CONNECT W09 TXCLKO– LVTTL OUT M04 N/C NO CONNECT U07 N/C NO CONNECT W10 TXRST LVTTL IN PU M17 TXCTB[1] LVTTL IN U08 GND GROUND W11 TXOPA LVTTL IN PU M18 TXCTB[0] LVTTL IN U09 N/C NO CONNECT W12 SCSEL LVTTL IN PD M19 TXDB[7] LVTTL IN U10 N/C NO CONNECT W13 GND GROUND M20 TXCLKB LVTTL IN PD U11 REFCLK– PECL IN W14 TXDA[2] LVTTL IN N01 GND GROUND U12 TXDA[1] LVTTL IN W15 TXDA[6] LVTTL IN N02 GND GROUND U13 GND GROUND W16 VCC POWER N03 GND GROUND U14 TXDA[4] LVTTL IN W17 N/C NO CONNECT N04 GND GROUND U15 TXCTA[0] LVTTL IN W18 N/C NO CONNECT N17 GND GROUND U16 VCC POWER W19 N/C NO CONNECT N18 GND GROUND U17 N/C NO CONNECT W20 N/C NO CONNECT N19 GND GROUND U18 N/C NO CONNECT Y01 TXDD[6] LVTTL IN N20 GND GROUND U19 N/C NO CONNECT Y02 TXCLKD LVTTL IN P01 N/C NO CONNECT U20 N/C NO CONNECT Y03 N/C NO CONNECT P02 N/C NO CONNECT V01 TXDD[3] LVTTL IN Y04 N/C NO CONNECT P03 N/C NO CONNECT V02 TXDD[4] LVTTL IN Y05 VCC POWER P04 N/C NO CONNECT V03 TXCTD[0] LVTTL IN Y06 N/C NO CONNECT P17 TXDB[5] LVTTL IN V04 N/C NO CONNECT Y07 N/C NO CONNECT P18 TXDB[4] LVTTL IN V05 VCC POWER Y08 GND GROUND P19 TXDB[3] LVTTL IN V06 N/C NO CONNECT Y09 TXCLKO+ LVTTL OUT P20 TXDB[2] LVTTL IN V07 N/C NO CONNECT Y10 N/C NO CONNECT R01 N/C NO CONNECT V08 GND GROUND Y11 TXCLKA LVTTL IN PD R02 N/C NO CONNECT V09 N/C NO CONNECT Y12 TXPERA LVTTL OUT R03 TXPERD LVTTL OUT V10 N/C NO CONNECT Y13 GND GROUND R04 TXOPD LVTTL IN PU V11 REFCLK+ PECL IN Y14 TXDA[0] LVTTL IN R17 TXDB[1] LVTTL IN V12 N/C NO CONNECT Y15 TXDA[5] LVTTL IN R18 TXDB[0] LVTTL IN V13 GND GROUND Y16 VCC POWER R19 TXOPB LVTTL IN PU V14 TXDA[3] LVTTL IN Y17 TXCTA[1] LVTTL IN R20 TXPERB LVTTL OUT V15 TXDA[7] LVTTL IN Y18 N/C NO CONNECT T01 VCC POWER V16 VCC POWER Y19 N/C NO CONNECT T02 VCC POWER V17 N/C NO CONNECT Y20 N/C NO CONNECT T03 VCC POWER V18 N/C NO CONNECT T04 VCC POWER V19 N/C NO CONNECT Document #: 38-02112 Rev. ** Page 21 of 30 PRELIMINARY CYP15G0401TB X3.230 Codes and Notation Conventions Information to be transmitted over a serial link is encoded eight bits at a time into a 10-bit Transmission Character and then sent serially, bit by bit. Information received over a serial link is collected ten bits at a time, and those Transmission Characters that are used for data characters are decoded into the correct eight-bit codes. The 10-bit Transmission Code supports all 256 eight-bit combinations. Some of the remaining Transmission Characters (Special Characters) are used for functions other than data transmission. The primary use of a Transmission Code is to improve the transmission characteristics of a serial link. The encoding defined by the Transmission Code ensures that sufficient transitions are present in the serial bit stream to make clock recovery possible at the Receiver. Such encoding also greatly increases the likelihood of detecting any single or multiple bit errors that may occur during transmission and reception of information. In addition, some Special Characters of the Transmission Code selected by Fibre Channel Standard contain a distinct and easily recognizable bit pattern that assists the receiver in achieving character alignment on the incoming bit stream. Notation Conventions The documentation for the 8B/10B Transmission Code uses letter notation for the bits in an eight-bit byte. Fibre Channel Standard notation uses a bit notation of A, B, C, D, E, F, G, H for the eight-bit byte for the raw eight-bit data, and the letters a, b, c, d, e, i, f, g, h, j for encoded 10-bit data. There is a correspondence between bit A and bit a, B and b, C and c, D and d, E and e, F and f, G and g, and H and h. Bits i and j are derived, respectively, from (A,B,C,D,E) and (F,G,H). The bit labeled A in the description of the 8B/10B Transmission Code corresponds to bit 0 in the numbering scheme of the FC-2 specification, B corresponds to bit 1, as shown below. FC-2 bit designation— 7 HOTLink D/Q designation—7 8B/10B bit designation— H 6 6 G 5 5 F 4 4 E 3 3 D 2 1 2 1 C B 0 0 A composed of the bits E, D, C, B, and A in that order, and the y is the decimal value of the binary number composed of the bits H, G, and F in that order. When c is set to K, xx and y are derived by comparing the encoded bit patterns of the Special Character to those patterns derived from encoded Valid Data bytes and selecting the names of the patterns most similar to the encoded bit patterns of the Special Character. Under the above conventions, the Transmission Character used for the examples above, is referred to by the name D5.2. The Special Character K29.7 is so named because the first six bits (abcdei) of this character make up a bit pattern similar to that resulting from the encoding of the unencoded 11101 pattern (29), and because the second four bits (fghj) make up a bit pattern similar to that resulting from the encoding of the unencoded 111 pattern (7). This definition of the 10-bit Transmission Code is based on the following references. A.X. Widmer and P.A. Franaszek. “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code” IBM Journal of Research and Development, 27, No. 5: 440-451 (September, 1983). U.S. Patent 4,486,739. Peter A. Franaszek and Albert X. Widmer. “Byte-Oriented DC Balanced (0.4) 8B/10B Partitioned Block Transmission Code” (December 4, 1984). Fibre Channel Physical and Signaling Interface (ANS X3.230-1994 ANSI FC-PH Standard). IBM Enterprise Systems Architecture/390 ESCON I/O Interface (document number SA22-7202). 8B/10B Transmission Code The following information describes how the tables are used for both generating valid Transmission Characters (encoding) and checking the validity of received Transmission Characters (decoding). It also specifies the ordering rules to be followed when transmitting the bits within a character and the characters within any higher-level constructs specified by a standard. Transmission Order To clarify this correspondence, the following example shows the conversion from an FC-2 Valid Data Byte to a Transmission Character. FC-2 45H Bits: 7654 3210 0100 0101 Within the definition of the 8B/10B Transmission Code, the bit positions of the Transmission Characters are labeled a, b, c, d, e, i, f, g, h, j. Bit “a” is transmitted first followed by bits b, c, d, e, i, f, g, h, and j in that order. Converted to 8B/10B notation, note that the order of bits has been reversed): Data Byte Name D5.2 Bits: ABCDE FGH 10100 010 Valid and Invalid Transmission Characters Translated to a transmission Character in the 8B/10B Transmission Code: Bits: abcdei fghj 101001 0101 Each valid Transmission Character of the 8B/10B Transmission Code has been given a name using the following convention: cxx.y, where c is used to show whether the Transmission Character is a Data Character (c is set to D, and SC/D = LOW) or a Special Character (c is set to K, and SC/D = HIGH). When c is set to D, xx is the decimal value of the binary number Document #: 38-02112 Rev. ** Note that bit i is transmitted between bit e and bit f, rather than in alphabetical order. The following tables define the valid Data Characters and valid Special Characters (K characters), respectively. The tables are used for both generating valid Transmission Characters and checking the validity of received Transmission Characters. In the tables, each Valid-Data-byte or Special-Character-code entry has two columns that represent two Transmission Characters. The two columns correspond to the current value of the running disparity. Running disparity is a binary parameter with either a negative (–) or positive (+) value. After powering on, the Transmitter may assume either a positive or negative value for its initial running disparity. Upon transmission of any Transmission Character, the transmitter will select the proper version of the Transmission Character based on the current running disparity value, and the Trans- Page 22 of 30 PRELIMINARY CYP15G0401TB byte or Special Character byte to be encoded and transmitted. Table 11shows naming notations and examples of valid transmission characters. mitter calculates a new value for its running disparity based on the contents of the transmitted character. Special Character codes C1.7 and C2.7 can be used to force the transmission of a specific Special Character with a specific running disparity as required for some special sequences in X3.230. Use of the Tables for Checking the Validity of Received Transmission Characters After powering on, the Receiver may assume either a positive or negative value for its initial running disparity. Upon reception of any Transmission Character, the Receiver decides whether the Transmission Character is valid or invalid according to the following rules and tables and calculates a new value for its Running Disparity based on the contents of the received character. The column corresponding to the current value of the Receiver’s running disparity is searched for the received Transmission Character. If the received Transmission Character is found in the proper column, then the Transmission Character is valid and the associated Data byte or Special Character code is determined (decoded). If the received Transmission Character is not found in that column, then the Transmission Character is invalid. This is called a code violation. Independent of the Transmission Character’s validity, the received Transmission Character is used to calculate a new value of running disparity. The new value is used as the Receiver’s current running disparity for the next received Transmission Character. The following rules for running disparity are used to calculate the new running-disparity value for Transmission Characters that have been transmitted and received. Running disparity for a Transmission Character is calculated from sub-blocks, where the first six bits (abcdei) form one sub-block and the second four bits (fghj) form the other sub-block. Running disparity at the beginning of the six-bit sub-block is the running disparity at the end of the previous Transmission Character. Running disparity at the beginning of the four-bit sub-block is the running disparity at the end of the six-bit sub-block. Running disparity at the end of the Transmission Character is the running disparity at the end of the four-bit sub-block. Table 11.Valid Transmission Characters Data DIN or QOUT Running disparity for the sub-blocks is calculated as follows: 1. Running disparity at the end of any sub-block is positive if the sub-block contains more ones than zeros. It is also positive at the end of the six-bit sub-block if the six-bit sub-block is 000111, and it is positive at the end of the four-bit sub-block if the four-bit sub-block is 0011. 2. Running disparity at the end of any sub-block is negative if the sub-block contains more zeros than ones. It is also negative at the end of the six-bit sub-block if the six-bit sub-block is 111000, and it is negative at the end of the six-bit sub-block if the four-bit sub-block is 1100. 3. Otherwise, running disparity at the end of the sub-block is the same as at the beginning of the sub-block. Byte Name 765 43210 Hex Value D0.0 000 00000 00 D1.0 000 00001 01 D2.0 000 00010 02 . . . . . . . . D5.2 010 00101 45 . . . . . . . . D30.7 111 11110 FE D31.7 111 11111 FF Use of the Tables for Generating Transmission Characters Detection of a code violation does not necessarily show that the Transmission Character in which the code violation was detected is in error. Code violations may result from a prior error that altered the running disparity of the bit stream which did not result in a detectable error at the Transmission Character in which the error occurred. Table 11 shows an example of this behavior. The appropriate entry in Table 13 for the Valid Data byte or Table 14 for Special Character byte identify which Transmission Character is to be generated. The current value of the Transmitter’s running disparity is used to select the Transmission Character from its corresponding column. For each Transmission Character transmitted, a new value of the running disparity is calculated. This new value is used as the Transmitter’s current running disparity for the next Valid Data Table 12.Code Violations Resulting from Prior Errors RD Character RD Character RD Character RD Transmitted data character – D21.1 – D10.2 – D23.5 + Transmitted bit stream – 101010 1001 – 010101 0101 – 111010 1010 + Bit stream after error – 101010 1011 + 010101 0101 + 111010 1010 + Decoded data character – D21.0 + D10.2 + Code Violation + Document #: 38-02112 Rev. ** Page 23 of 30 PRELIMINARY CYP15G0401TB Table 13.Valid Data Characters (TXCTx[0] = 0) Data Byte Name Bits Current RD− Current RD+ Bits Current RD− Current RD+ abcdei fghj Data Byte Name HGF EDCBA abcdei fghj HGF EDCBA abcdei fghj abcdei fghj D0.0 000 00000 100111 0100 011000 1011 D0.1 001 00000 100111 1001 011000 1001 D1.0 000 00001 011101 0100 100010 1011 D1.1 001 00001 011101 1001 100010 1001 D2.0 000 00010 101101 0100 010010 1011 D2.1 001 00010 101101 1001 010010 1001 D3.0 000 00011 110001 1011 110001 0100 D3.1 001 00011 110001 1001 110001 1001 D4.0 000 00100 110101 0100 001010 1011 D4.1 001 00100 110101 1001 001010 1001 D5.0 000 00101 101001 1011 101001 0100 D5.1 001 00101 101001 1001 101001 1001 D6.0 000 00110 011001 1011 011001 0100 D6.1 001 00110 011001 1001 011001 1001 D7.0 000 00111 111000 1011 000111 0100 D7.1 001 00111 111000 1001 000111 1001 D8.0 000 01000 111001 0100 000110 1011 D8.1 001 01000 111001 1001 000110 1001 D9.0 000 01001 100101 1011 100101 0100 D9.1 001 01001 100101 1001 100101 1001 D10.0 000 01010 010101 1011 010101 0100 D10.1 001 01010 010101 1001 010101 1001 D11.0 000 01011 110100 1011 110100 0100 D11.1 001 01011 110100 1001 110100 1001 D12.0 000 01100 001101 1011 001101 0100 D12.1 001 01100 001101 1001 001101 1001 D13.0 000 01101 101100 1011 101100 0100 D13.1 001 01101 101100 1001 101100 1001 D14.0 000 01110 011100 1011 011100 0100 D14.1 001 01110 011100 1001 011100 1001 D15.0 000 01111 010111 0100 101000 1011 D15.1 001 01111 010111 1001 101000 1001 D16.0 000 10000 011011 0100 100100 1011 D16.1 001 10000 011011 1001 100100 1001 D17.0 000 10001 100011 1011 100011 0100 D17.1 001 10001 100011 1001 100011 1001 D18.0 000 10010 010011 1011 010011 0100 D18.1 001 10010 010011 1001 010011 1001 D19.0 000 10011 110010 1011 110010 0100 D19.1 001 10011 110010 1001 110010 1001 D20.0 000 10100 001011 1011 001011 0100 D20.1 001 10100 001011 1001 001011 1001 D21.0 000 10101 101010 1011 101010 0100 D21.1 001 10101 101010 1001 101010 1001 D22.0 000 10110 011010 1011 011010 0100 D22.1 001 10110 011010 1001 011010 1001 D23.0 000 10111 111010 0100 000101 1011 D23.1 001 10111 111010 1001 000101 1001 D24.0 000 11000 110011 0100 001100 1011 D24.1 001 11000 110011 1001 001100 1001 D25.0 000 11001 100110 1011 100110 0100 D25.1 001 11001 100110 1001 100110 1001 D26.0 000 11010 010110 1011 010110 0100 D26.1 001 11010 010110 1001 010110 1001 D27.0 000 11011 110110 0100 001001 1011 D27.1 001 11011 110110 1001 001001 1001 D28.0 000 11100 001110 1011 001110 0100 D28.1 001 11100 001110 1001 001110 1001 D29.0 000 11101 101110 0100 010001 1011 D29.1 001 11101 101110 1001 010001 1001 D30.0 000 11110 011110 0100 100001 1011 D30.1 001 11110 011110 1001 100001 1001 D31.0 000 11111 101011 0100 010100 1011 D31.1 001 11111 101011 1001 010100 1001 Document #: 38-02112 Rev. ** Page 24 of 30 PRELIMINARY CYP15G0401TB Table 13.Valid Data Characters (TXCTx[0] = 0) (continued) Data Byte Name Bits Current RD− Current RD+ Bits Current RD− Current RD+ abcdei fghj Data Byte Name HGF EDCBA abcdei fghj HGF EDCBA abcdei fghj abcdei fghj D0.2 010 00000 100111 0101 011000 0101 D0.3 011 00000 100111 0011 011000 1100 D1.2 010 00001 011101 0101 100010 0101 D1.3 011 00001 011101 0011 100010 1100 D2.2 010 00010 101101 0101 010010 0101 D2.3 011 00010 101101 0011 010010 1100 D3.2 010 00011 110001 0101 110001 0101 D3.3 011 00011 110001 1100 110001 0011 D4.2 010 00100 110101 0101 001010 0101 D4.3 011 00100 110101 0011 001010 1100 D5.2 010 00101 101001 0101 101001 0101 D5.3 011 00101 101001 1100 101001 0011 D6.2 010 00110 011001 0101 011001 0101 D6.3 011 00110 011001 1100 011001 0011 D7.2 010 00111 111000 0101 000111 0101 D7.3 011 00111 111000 1100 000111 0011 D8.2 010 01000 111001 0101 000110 0101 D8.3 011 01000 111001 0011 000110 1100 D9.2 010 01001 100101 0101 100101 0101 D9.3 011 01001 100101 1100 100101 0011 D10.2 010 01010 010101 0101 010101 0101 D10.3 011 01010 010101 1100 010101 0011 D11.2 010 01011 110100 0101 110100 0101 D11.3 011 01011 110100 1100 110100 0011 D12.2 010 01100 001101 0101 001101 0101 D12.3 011 01100 001101 1100 001101 0011 D13.2 010 01101 101100 0101 101100 0101 D13.3 011 01101 101100 1100 101100 0011 D14.2 010 01110 011100 0101 011100 0101 D14.3 011 01110 011100 1100 011100 0011 D15.2 010 01111 010111 0101 101000 0101 D15.3 011 01111 010111 0011 101000 1100 D16.2 010 10000 011011 0101 100100 0101 D16.3 011 10000 011011 0011 100100 1100 D17.2 010 10001 100011 0101 100011 0101 D17.3 011 10001 100011 1100 100011 0011 D18.2 010 10010 010011 0101 010011 0101 D18.3 011 10010 010011 1100 010011 0011 D19.2 010 10011 110010 0101 110010 0101 D19.3 011 10011 110010 1100 110010 0011 D20.2 010 10100 001011 0101 001011 0101 D20.3 011 10100 001011 1100 001011 0011 D21.2 010 10101 101010 0101 101010 0101 D21.3 011 10101 101010 1100 101010 0011 D22.2 010 10110 011010 0101 011010 0101 D22.3 011 10110 011010 1100 011010 0011 D23.2 010 10111 111010 0101 000101 0101 D23.3 011 10111 111010 0011 000101 1100 D24.2 010 11000 110011 0101 001100 0101 D24.3 011 11000 110011 0011 001100 1100 D25.2 010 11001 100110 0101 100110 0101 D25.3 011 11001 100110 1100 100110 0011 D26.2 010 11010 010110 0101 010110 0101 D26.3 011 11010 010110 1100 010110 0011 D27.2 010 11011 110110 0101 001001 0101 D27.3 011 11011 110110 0011 001001 1100 D28.2 010 11100 001110 0101 001110 0101 D28.3 011 11100 001110 1100 001110 0011 D29.2 010 11101 101110 0101 010001 0101 D29.3 011 11101 101110 0011 010001 1100 D30.2 010 11110 011110 0101 100001 0101 D30.3 011 11110 011110 0011 100001 1100 D31.2 010 11111 101011 0101 010100 0101 D31.3 011 11111 101011 0011 010100 1100 D0.4 100 00000 100111 0010 011000 1101 D0.5 101 00000 100111 1010 011000 1010 Document #: 38-02112 Rev. ** Page 25 of 30 PRELIMINARY CYP15G0401TB Table 13.Valid Data Characters (TXCTx[0] = 0) (continued) Data Byte Name Bits Current RD− Current RD+ Bits Current RD− Current RD+ abcdei fghj Data Byte Name HGF EDCBA abcdei fghj HGF EDCBA abcdei fghj abcdei fghj D1.4 100 00001 011101 0010 100010 1101 D1.5 101 00001 011101 1010 100010 1010 D2.4 100 00010 101101 0010 010010 1101 D2.5 101 00010 101101 1010 010010 1010 D3.4 100 00011 110001 1101 110001 0010 D3.5 101 00011 110001 1010 110001 1010 D4.4 100 00100 110101 0010 001010 1101 D4.5 101 00100 110101 1010 001010 1010 D5.4 100 00101 101001 1101 101001 0010 D5.5 101 00101 101001 1010 101001 1010 D6.4 100 00110 011001 1101 011001 0010 D6.5 101 00110 011001 1010 011001 1010 D7.4 100 00111 111000 1101 000111 0010 D7.5 101 00111 111000 1010 000111 1010 D8.4 100 01000 111001 0010 000110 1101 D8.5 101 01000 111001 1010 000110 1010 D9.4 100 01001 100101 1101 100101 0010 D9.5 101 01001 100101 1010 100101 1010 D10.4 100 01010 010101 1101 010101 0010 D10.5 101 01010 010101 1010 010101 1010 D11.4 100 01011 110100 1101 110100 0010 D11.5 101 01011 110100 1010 110100 1010 D12.4 100 01100 001101 1101 001101 0010 D12.5 101 01100 001101 1010 001101 1010 D13.4 100 01101 101100 1101 101100 0010 D13.5 101 01101 101100 1010 101100 1010 D14.4 100 01110 011100 1101 011100 0010 D14.5 101 01110 011100 1010 011100 1010 D15.4 100 01111 010111 0010 101000 1101 D15.5 101 01111 010111 1010 101000 1010 D16.4 100 10000 011011 0010 100100 1101 D16.5 101 10000 011011 1010 100100 1010 D17.4 100 10001 100011 1101 100011 0010 D17.5 101 10001 100011 1010 100011 1010 D18.4 100 10010 010011 1101 010011 0010 D18.5 101 10010 010011 1010 010011 1010 D19.4 100 10011 110010 1101 110010 0010 D19.5 101 10011 110010 1010 110010 1010 D20.4 100 10100 001011 1101 001011 0010 D20.5 101 10100 001011 1010 001011 1010 D21.4 100 10101 101010 1101 101010 0010 D21.5 101 10101 101010 1010 101010 1010 D22.4 100 10110 011010 1101 011010 0010 D22.5 101 10110 011010 1010 011010 1010 D23.4 100 10111 111010 0010 000101 1101 D23.5 101 10111 111010 1010 000101 1010 D24.4 100 11000 110011 0010 001100 1101 D24.5 101 11000 110011 1010 001100 1010 D25.4 100 11001 100110 1101 100110 0010 D25.5 101 11001 100110 1010 100110 1010 D26.4 100 11010 010110 1101 010110 0010 D26.5 101 11010 010110 1010 010110 1010 D27.4 100 11011 110110 0010 001001 1101 D27.5 101 11011 110110 1010 001001 1010 D28.4 100 11100 001110 1101 001110 0010 D28.5 101 11100 001110 1010 001110 1010 D29.4 100 11101 101110 0010 010001 1101 D29.5 101 11101 101110 1010 010001 1010 D30.4 100 11110 011110 0010 100001 1101 D30.5 101 11110 011110 1010 100001 1010 D31.4 100 11111 101011 0010 010100 1101 D31.5 101 11111 101011 1010 010100 1010 Document #: 38-02112 Rev. ** Page 26 of 30 PRELIMINARY CYP15G0401TB Table 13.Valid Data Characters (TXCTx[0] = 0) (continued) Data Byte Name Bits Current RD− Current RD+ Bits Current RD− Current RD+ abcdei fghj Data Byte Name HGF EDCBA abcdei fghj HGF EDCBA abcdei fghj abcdei fghj D0.6 110 00000 100111 0110 011000 0110 D0.7 111 00000 100111 0001 011000 1110 D1.6 110 00001 011101 0110 100010 0110 D1.7 111 00001 011101 0001 100010 1110 D2.6 110 00010 101101 0110 010010 0110 D2.7 111 00010 101101 0001 010010 1110 D3.6 110 00011 110001 0110 110001 0110 D3.7 111 00011 110001 1110 110001 0001 D4.6 110 00100 110101 0110 001010 0110 D4.7 111 00100 110101 0001 001010 1110 D5.6 110 00101 101001 0110 101001 0110 D5.7 111 00101 101001 1110 101001 0001 D6.6 110 00110 011001 0110 011001 0110 D6.7 111 00110 011001 1110 011001 0001 D7.6 110 00111 111000 0110 000111 0110 D7.7 111 00111 111000 1110 000111 0001 D8.6 110 01000 111001 0110 000110 0110 D8.7 111 01000 111001 0001 000110 1110 D9.6 110 01001 100101 0110 100101 0110 D9.7 111 01001 100101 1110 100101 0001 D10.6 110 01010 010101 0110 010101 0110 D10.7 111 01010 010101 1110 010101 0001 D11.6 110 01011 110100 0110 110100 0110 D11.7 111 01011 110100 1110 110100 1000 D12.6 110 01100 001101 0110 001101 0110 D12.7 111 01100 001101 1110 001101 0001 D13.6 110 01101 101100 0110 101100 0110 D13.7 111 01101 101100 1110 101100 1000 D14.6 110 01110 011100 0110 011100 0110 D14.7 111 01110 011100 1110 011100 1000 D15.6 110 01111 010111 0110 101000 0110 D15.7 111 01111 010111 0001 101000 1110 D16.6 110 10000 011011 0110 100100 0110 D16.7 111 10000 011011 0001 100100 1110 D17.6 110 10001 100011 0110 100011 0110 D17.7 111 10001 100011 0111 100011 0001 D18.6 110 10010 010011 0110 010011 0110 D18.7 111 10010 010011 0111 010011 0001 D19.6 110 10011 110010 0110 110010 0110 D19.7 111 10011 110010 1110 110010 0001 D20.6 110 10100 001011 0110 001011 0110 D20.7 111 10100 001011 0111 001011 0001 D21.6 110 10101 101010 0110 101010 0110 D21.7 111 10101 101010 1110 101010 0001 D22.6 110 10110 011010 0110 011010 0110 D22.7 111 10110 011010 1110 011010 0001 D23.6 110 10111 111010 0110 000101 0110 D23.7 111 10111 111010 0001 000101 1110 D24.6 110 11000 110011 0110 001100 0110 D24.7 111 11000 110011 0001 001100 1110 D25.6 110 11001 100110 0110 100110 0110 D25.7 111 11001 100110 1110 100110 0001 D26.6 110 11010 010110 0110 010110 0110 D26.7 111 11010 010110 1110 010110 0001 D27.6 110 11011 110110 0110 001001 0110 D27.7 111 11011 110110 0001 001001 1110 D28.6 110 11100 001110 0110 001110 0110 D28.7 111 11100 001110 1110 001110 0001 D29.6 110 11101 101110 0110 010001 0110 D29.7 111 11101 101110 0001 010001 1110 D30.6 110 11110 011110 0110 100001 0110 D30.7 111 11110 011110 0001 100001 1110 D31.6 110 11111 101011 0110 010100 0110 D31.7 111 11111 101011 0001 010100 1110 Document #: 38-02112 Rev. ** Page 27 of 30 PRELIMINARY CYP15G0401TB Table 14.Valid Special Character Codes and Sequences (TXCTx = special character code) [28, 29] S.C. Byte Name Cypress S.C. Code Name S.C. Byte Name [30] Alternate Bits S.C. Byte Name [30] HGF EDCBA Bits HGF EDCBA Current RD− abcdei fghj Current RD+ abcdei fghj K28.0 C0.0 (C00) 000 00000 C28.0 (C1C) 000 11100 001111 0100 110000 1011 K28.1 [31] C1.0 (C01) 000 00001 C28.1 (C3C) 001 11100 001111 1001 110000 0110 [31] C2.0 (C02) 000 00010 C28.2 (C5C) 010 11100 001111 0101 110000 1010 C3.0 (C03) 000 00011 C28.3 (C7C) 011 11100 001111 0011 110000 1100 K28.2 K28.3 K28.4 [31] C4.0 (C04) 000 00100 C28.4 (C9C) 100 11100 001111 0010 110000 1101 K28.5 [31, 32] C5.0 (C05) 000 00101 C28.5 (CBC) 101 11100 001111 1010 110000 0101 K28.6 [31] C6.0 (C06) 000 00110 C28.6 (CDC) 110 11100 001111 0110 110000 1001 K28.7 [31, 33] C7.0 (C07) 000 00111 C28.7 (CFC) 111 11100 001111 1000 110000 0111 K23.7 C8.0 (C08) 000 01000 C23.7 (CF7) 111 10111 111010 1000 000101 0111 K27.7 C9.0 (C09) 000 01001 C27.7 (CFB) 111 11011 110110 1000 001001 0111 K29.7 C10.0 (C0A) 000 01010 C29.7 (CFD) 111 11101 101110 1000 010001 0111 K30.7 C11.0 (C0B) 000 01011 C30.7 (CFE) 111 11110 011110 1000 100001 0111 001 00010 C2.1 (C22) 001 00010 –K28.5, Dn.xxx0 +K28.5, Dn.xxx1 C0.7 (CE0) 111 00000[39] 100111 1000 011000 0111 00001[39] End of Frame Sequence EOFxx [34] C2.1 (C22) Code Rule Violation and SVS Tx Pattern Exception[33, 35] C0.7 (CE0) 111 00000 −K28.5 [36] C1.7 (CE1) 111 00001 C1.7 (CE1) 111 001111 1010 001111 1010 +K28.5[37] C2.7 (CE2) 111 00010 C2.7 (CE2) 111 00010[39] 110000 0101 110000 0101 C4.7 (CE4) 111 00100[39] 110111 0101 001000 1010 Running Disparity Violation Pattern Exception[38] C4.7 (CE4) 111 00100 Notes: 28. All codes not shown are reserved. 29. Notation for Special Character Code Name is consistent with Fibre Channel and ESCON naming conventions. Special Character Code Name is intended to describe binary information present on I/O pins. Common usage for the name can either be in the form used for describing Data patterns (i.e., C0.0 through C31.7), or in hex notation (i.e., Cnn where nn = the specified value between 00 and FF). 30. Both the Cypress and alternate encodings may be used for data transmission to generate specific Special Character Codes. 31. These characters are used for control of ESCON interfaces. They can be sent as embedded commands or other markers when not operating using ESCON protocols. 32. The K28.5 character is used for framing operations by the remote receiver. It is also the pad or fill character transmitted to maintain the serial link when no user data is available. 33. Care must be taken when using this Special Character code. When a K28.7(C7.0) or SVS(C0.7) is followed by a D11.x or D20.x, an alias K28.5 sync character is created. These sequences can cause erroneous framing at the remote receiver and should be avoided. 34. C2.1 = Transmit either −K28.5+ or +K28.5− as determined by Current RD and modify the Transmission Character that follows, by setting its least significant bit to 1 or 0. If Current RD at the start of the following character is plus (+) the LSB is set to 0, and if Current RD is minus (−) the LSB becomes 1. This modification allows construction of X3.230 “EOF” frame delimiters wherein the second data byte is determined by the Current RD. For example, to send “EOFdt” the controller could issue the sequence C2.1−D21.4− D21.4−D21.4, and the HOTLink II Transmitter will send either K28.5−D21.4−D21.4−D21.4 or K28.5−D21.5− D21.4−D21.4 based on Current RD. Likewise to send “EOFdti” the controller could issue the sequence C2.1−D10.4−D21.4−D21.4, and the HOTLink II Transmitter will send either K28.5−D10.4−D21.4− D21.4 or K28.5−D10.5−D21.4− D21.4 based on Current RD. The remote receiver will never output this Special Character, since K28.5 is decoded as C5.0, C1.7, or C2.7, and the subsequent bytes are decoded as data. 35. C0.7 = Transmit a deliberate code rule violation. The code chosen for this function follows the normal Running Disparity rules. The remote receiver will only output this Special Character if the Transmission Character being decoded is not found in the tables. 36. C1.7 = Transmit Negative K28.5 (−K28.5+) disregarding Current RD. The remote receiver will only output this Special Character if K28.5 is received with the wrong running disparity. The receiver will output C1.7 if −K28.5 is received with RD+, otherwise K28.5 is decoded as C5.0 or C2.7. 37. C2.7 = Transmit Positive K28.5 (+K28.5−) disregarding Current RD. The receiver will only output this Special Character if K28.5 is received with the wrong running disparity. The receiver will output C2.7 if +K28.5 is received with RD−, otherwise K28.5 is decoded as C5.0 or C1.7. 38. C4.7 = Transmit a deliberate code rule violation to indicate a Running Disparity violation. The receiver will only output this Special Character if the Transmission Character being decoded is found in the tables, but Running Disparity does not match. This might indicate that an error occurred in a prior byte. 39. Supported only for data transmission. The receive status for these conditions will be reported by specific combinations of receive status bits. Document #: 38-02112 Rev. ** Page 28 of 30 PRELIMINARY CYP15G0401TB Ordering Information Speed Ordering Code Package Name Package Type Operating Range Standard CYP15G0401TB-BGC BL256 256-ball Thermally Enhanced Ball Grid Array Commercial Standard CYP15G0401TB-BGI BL256 256-ball Thermally Enhanced Ball Grid Array Industrial Standard CYP15G0401TB-BGXC BL256 Pb Free 256-ball Thermally Enhanced Ball Grid Commercial Array Standard CYP15G0401TB-BGXI BL256 Pb Free 256-ball Thermally Enhanced Ball Grid Industrial Array Package Diagram 256-Lead L2 Ball Grid Array (27 x 27 x 1.57 mm) BL256 TOP VIEW 0.20(4X) BOTTOM VIEW (BALL SIDE) A 27.00±0.13 Ø0.15 M C Ø0.30 M C A1 CORNER I.D. A B 24.13 A1 CORNER I.D. Ø0.75±0.15(256X) 14 15 12 13 10 11 8 9 27.00±0.13 R 2.5 Max (4X) A 6 7 4 5 2 3 1 A B C D E F G H J K L M N P R T U V 12.065 16 17 24.13 18 19 1.27 20 W Y 0.50 MIN. B A 1.57±0.175 0.97 REF. 0.15 26° TYP. 0.60±0.10 C SEATING PLANE 0.15 C C 0.20 MIN TOP OF MOLD COMPOUND TO TOP OF BALLS SIDE VIEW 51-85123-*E HOTLink is a registered trademark, and HOTLink II, and MultiFrame are trademarks, of Cypress Semiconductor. IBM and ESCON are registered trademarks, and FICON is a trademark, of International Business Machines. All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-02112 Rev. ** Page 29 of 30 © Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. PRELIMINARY CYP15G0401TB Document History Page Document Title: CYP15G0401TB Quad HOTLink II™ Transmitter Document Number: 38-02112 REV. ** ECN No. Issue Date 318023 See ECN Document #: 38-02112 Rev. ** Orig. of Change REV Description of Change New Data Sheet Page 30 of 30