PANASONIC AN18207A

DATA SHEET
Part No.
AN18207A
Package Code No.
LQFP048-P-0707A
Publication date: July 2009
SDC00078AEB
1
AN18207A
Contents
„ Overview …………………………………………………….……………………………………………………… 3
„ Features ………………………………………………….………………………………………………………… 3
„ Applications ………………………………………………….……………………………………………………… 3
„ Package ………………………………………………….…………………………………………………………. 3
„ Type ……………………………………………………….…………………………………………………………. 3
„ Application Circuit Example ……………………………………………………………………………………… 4
„ Pin Descriptions ………………………………………….………………………………………………………… 5
„ Absolute Maximum Ratings ……………………………….……………………………………………………… 7
„ Operating Supply Voltage Range …………………….…………………………………………………………… 7
„ Allowable Voltage Range …………………………………………………………………………...................... 8
„ Electrical Characteristics …………….……………………………………………………………………………
9
„ Electrical Characteristics (Reference values for design) ……………………………………………………… 11
„ Electrical Characteristics Test Procedures …………………………………………………………………….. 14
„ Technical Data …………………………………………………………………………………………………….. 16
y I2C-bus interface …………………………………………………………………………………………………. 16
y I/O block circuit diagrams and pin function descriptions ……………………………………………………… 27
y PD ⎯ Ta diagram
………………………………………………………………………………………………… 36
„ Usage Notes ………………………………………….……………………………………………………………. 37
y Special attention and precaution in using ……………………………………………………………………… 37
SDC00078AEB
2
AN18207A
AN18207A
Tuner IC for home-audio stereo set
„ Overview
AN18207A is all-in-one IC for a radio of home-audio use.
As for FM portion, FM MIX to FM MPX are integrated. As for AM portion, AM-RF to AM detector are integrated.
FM/AM PLL synthesizer with pre-scale function is also integrated.
Therefore, AN18207A can achieve the most function of radio.
„ Features
y AM : RF + MIX + L-OSC, FM : MIX + L-OSC, FM/AM : IF + DET, FM-MPX, PLL
y I2C-bus control
y FM detector coil less
y Separation adjustment free
„ Applications
y Tuner, radio
„ Package
y 48 pin Plastic Low Profile Quad Flat Package (QFP type)
„ Type
y Silicon Monolithic Bipolar IC
SDC00078AEB
3
AN18207A
„ Application Circuit Example
SDC00078AEB
1
AN18207A
„ Pin Descriptions
Pin No.
Pin name
Type
Description
1
FM MIXIN1
Input
FM mixer input 1
2
FM MIXIN2
Input
FM mixer input 2
3
FILTER
4
FM LOSC2
Output
5
FM LOSC1
Input
6
RF-GND
7
Input / Output
FILTER
FM local oscillator load 2 (Emitter side)
FM local oscillator load 1 (Base side)
Ground
RF-GND
VCC (Logic)
Power supply
Logic-VCC
8
GND (Logic)
Ground
Logic-GND
9
CPOUT
Output
Charge pump output
10
VCC2 (CP)
11
XOSC1
12
N.C.
13
VDD selector
Input
VDD selector
14
SCL
Input
Serial clock input (SCL)
15
SDA
Input / Output
16
ZAP
—
Pulse input for ZAP (Must be open)
17
N.C.
—
N.C. (Open in IC)
18
N.C.
—
N.C. (Open in IC)
19
N.C.
—
N.C. (Open in IC)
20
N.C.
—
N.C. (Open in IC)
21
TUNED/Test/FM SMeter
Output
TUNED / Test monitor output / FM S-Meter
22
Lch OUT
Output
L-ch. de-emphasis output
(External capacitor 0.0056 μF : Time constant = 50 μs)
23
ST IND
Output
Stereo indicator
24
Rch OUT
Output
R-ch. de-emphasis output
(External capacitor 0.0056 μF : Time constant = 50 μs)
25
FM MPX IN
Input
26
FM/AM DET
Output
27
AM AF IN
28
PD MPXVCO
Input / Output
Phase detector for MPX-VCO
29
PD ST IND
Input / Output
Phase detector for MPX stereo detector
30
N.C.
Power supply
Charge pump-VCC
Input
Crystal oscillator
—
N.C. (Open in IC)
Input
—
Serial data input / output (SDA)
FM MPX input
FM/AM detector output
AM AF input
N.C. (Open in IC)
SDC00078AEB
5
AN18207A
„ Pin Descriptions (continued)
Pin No.
Pin name
Type
Description
31
VCC
Power supply
VCC
32
GND
Ground
GND
33
AM IF IN
Input
34
AM AGC
Input / Output
35
AM MIX
Output
36
FMNUL/VCO
37
AM RF IN
38
AM RF BIAS
Input / Output
AM RF input reference bias
39
AM LOSC
Input / Output
AM local oscillator load
40
FM SMADJ
Input / Output
FM signal meter adjustment
41
FMDETPASS2
Input / Output
FM detector bypass 2
42
N.C.
—
N.C. (Open in IC)
43
N.C.
—
N.C. (Open in IC)
44
N.C.
—
N.C. (Open in IC)
45
FM 2IF IN
46
GND
47
RF-VCC
48
FM MIXOUT
Input / Output
Input
Input
Ground
Power supply
Output
AM IF amp. input
AM-AGC level detector
AM mixer output
MPX-VCO frequency adjustment / FM detector center adjustment
AM RF input
FM 2nd IF amp. input
GND for IF amp.
RF-VCC
FM mixer output
SDC00078AEB
6
AN18207A
„ Absolute Maximum Ratings
Note) Absolute maximum ratings are limit values which are not destructed, and are not the values to which operation is guaranteed.
A No.
Parameter
Symbol
Rating
VCC1
10.5
VCC2
11.5
Unit
Notes
V
*1
1
Supply voltage
2
Supply current
ICC
60
mA
—
3
Power dissipation
PD
294
mW
*2
4
Operating ambient temperature
Topr
–20 to +85
°C
*3
5
Storage temperature
Tstg
–55 to +150
°C
*3
Notes) *1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
VCC2 is VCC for charge pump.
*2 : The power dissipation shown is the value at Ta = 85°C for the independent (unmounted) IC package without a heat sink.
When using this IC, refer to the • PD-Ta diagram in the „ Technical Data and design the heat radiation with sufficient margin so that the
allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.
*3 : Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for Ta = 25°C.
„ Operating supply voltage range
Parameter
Supply voltage range
Symbol
Range
VCC1
8.0 to 10.0
VCC2
8.0 to 11.0
Unit
Notes
V
*
Note) * : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
VCC2 is VCC for charge pump.
SDC00078AEB
7
AN18207A
„ Allowable Voltage Range
Notes) Voltage values, unless otherwise specified, are with respect to GND.
GND is voltage for RF-GND, GND(Logic), GND(IF), GND(IF AMP). RF-GND = GND(Logic) = GND(IF) = GND(IF AMP)
Do not apply external currents or voltages to any pin not specifically mentioned. Please make Pin16 open.
For the circuit currents, "+" denotes current flowing into the IC, and "−" denotes current flowing out of the IC.
Pin No.
Pin name
Rating
Unit
Notes
1
FM MIXIN1
– 0.3 to (VCC1 + 0.3)
V
—
2
FM MIXIN2
– 0.3 to (VCC1 + 0.3)
V
—
3
FILTER
– 0.3 to (VCC1 + 0.3)
V
—
5
FM LOSC1
– 0.3 to (VCC1 + 0.3)
V
—
11
XOSC1
– 0.3 to (VCC1 + 0.3)
V
—
13
VDD selector
– 0.3 to (VCC1 + 0.3)
V
—
14
SCL
− 0.3 to 5.3
V
—
15
SDA
− 0.3 to 5.3
V
—
25
FM MPX IN
– 0.3 to (VCC1 + 0.3)
V
—
27
AM AF IN
– 0.3 to (VCC1 + 0.3)
V
—
28
PD MPXVCO
– 0.3 to (VCC1 + 0.3)
V
—
29
PD ST IND
– 0.3 to (VCC1 + 0.3)
V
—
33
AM IF IN
– 0.3 to (VCC1 + 0.3)
V
—
34
AM AGC
– 0.3 to (VCC1 + 0.3)
V
—
36
FMNUL/VCO
– 0.3 to (VCC1 + 0.3)
V
—
37
AM RF IN
– 0.3 to (VCC1 + 0.3)
V
—
38
AM RF BIAS
– 0.3 to (VCC1 + 0.3)
V
—
39
AM LOSC
– 0.3 to (VCC1 + 0.3)
V
—
40
FM SMADJ
– 0.3 to (VCC1 + 0.3)
V
—
41
FMDETPASS2
– 0.3 to (VCC1 + 0.3)
V
—
45
FM 2IF IN
– 0.3 to (VCC1 + 0.3)
V
—
SDC00078AEB
8
AN18207A
„ Electrical Characteristics at VCC1 = 9.0 V, VCC2 = 10 V
Note)
Ta = 25°C±2°C unless otherwise specified.
B
No.
AM
Parameter
Symbol
Conditions
Limits
Unit
Notes
42
mA
*1
Min
Typ
Max
No input, Current from VCC1
14
28
fc = 999 kHz
1
AM-quiescent current
2
AM output 1
amVo1
VIN3 = 30 dBμ, 1 kHz,
30% AM output
52
92
172
mV[rms]
—
3
AM output 2
amVo2
VIN3 = 74 dBμ, 1 kHz,
30% AM output
128
208
288
mV[rms]
—
4
AM-S/N ratio 1
amSN1
VIN3 = 30 dBμ, 1 kHz,
30% AM output S/N
17
23
—
dB
—
5
AM-S/N ratio 2
amSN2
VIN3 = 74 dBμ, 1 kHz,
30% AM output S/N
47
53
—
dB
—
6
AM THD 1
amT1
VIN3 = 74 dBμ, 1 kHz,
30% output distortion factor
—
0.4
1.1
%
—
7
AM THD 2
amT2
VIN3 = 103 dBμ, 1 kHz,
30% output distortion factor
—
0.5
2.0
%
—
8
AM-SD sensitivity
amSDS
0% mod Sens set (I2C) = X'C'
33
43
53
dBμ
—
fmRDS
VIN2 = 80 dBμ, 1 kHz, 100%
320
480
640
mV[rms]
—
FM mono
amIt
fc = 10.7 MHz
9
FM-RDS output
10
FM-quiescent current 1
fmIt1
No input,
Current supplied from VCC1
36
47
58
mA
*1
11
FM-quiescent current 2
fmIt2
No input,
Current supplied from VCC2
53
105
160
μA
*1
12
FM output
fmVo
VIN2 = 80 dBμ, 1 kHz,
100% output
600
800
13
FM-S/N ratio
fmSN
VIN2 = 100 dBμ, 1 kHz,
100% FM output S/N
68
72
—
dB
—
14
FM-mono THD
fmTm1
VIN2 = 80 dBμ, 1 kHz,
100% output distortion factor
—
0.2
1.3
%
—
15
FM-SD sensitivity
fmSDS
0% mod Sens set (I2C) = X'5'
31
41
51
dBμ
—
16
FM-mute ratio
VIN2 = 80 dBμ, 1 kHz,
100% output ratio to fmVo
(mute on)
54
74
—
dB
—
fmMUTE
1 000 mV[rms]
—
Note) *1 : No input = –10 dBμ or less.
SDC00078AEB
9
AN18207A
„ Electrical Characteristics (continued) at VCC1 = 9.0 V, VCC2 = 10 V
Ta = 25°C±2°C unless otherwise specified.
Note)
B
No.
Parameter
FM stereo
Symbol
Conditions
Limits
Min
Typ
Max
Unit
Notes
fc = 10.7 MHz
17
FM-L-ch. separation
fmSepL
VIN2 = 80 dBμ, 1 kHz,
90% L-ch. output separation
30
40
—
dB
—
18
FM-R-ch. separation
fmSepR
VIN2 = 80 dBμ, 1 kHz,
90% R-ch. output separation
30
40
—
dB
—
19
FM-stereo THD
fmTs1
VIN2 = 80 dBμ, 1 kHz,
stereo (L + R)
90% output distortion factor
—
0.35
1.5
%
—
20
FM-carrier-leak
fmCL
pilot = 10%
output level
20
—
—
dB
—
21
FM-stereo detect sensitivity
fmSTON
VIN2 = 80 dBμ, fp = 19 kHz
1.3
3.0
5.0
%
—
fmSN
VIN1 = 12 dBμ, 1 kHz,
100% mod VODET
28
39
—
dB
—
FM FE
fc = 98 MHz
22
FM-FE S/N ratio
23
FM-Mixer output level
fmMIXout VIN1 = 64 dBμ, IFOUT
6.4
8.2
10.0 mV[rms]
—
24
FM-LOSC level
fmOSCout No input, 108.7 MHz
215
280
345
mV[rms]
—
1 kHz, 100% of output –3 dB
(Ref. input level VIN2 = 80 dBμ)
—
26
37
dBμ
—
VIN2 = 100 dBμ, fm = 1 kHz
AM : 30% mod
FM : 100% mod
54
68
—
dB
—
FM mono
fc = 10.7 MHz
25
FM limiting sensitivity
fmVlim
26
AM suppression ratio
AMR
SDC00078AEB
10
AN18207A
„ Electrical Characteristics (Reference values for design) at VCC1 = 9.0 V , VCC2 = 10 V
Notes)
Ta = 25°C±2°C unless otherwise specified.
The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection.
If a problem does occur related to these characteristics, we will respond in good faith to user concerns.
B
No.
Parameter
Symbol
Conditions
Reference values
Min
Typ
Max
Unit
Notes
PLL
27
Charge pump output pull-up current
28
Charge pump output pull-down
current
Icpup
120 μA mode
Pin 9 output current
90
129
170
μA
—
Icpdown
120 μA mode
Pin 9 input current
–170
–120
–72
μA
—
I2C interface
29
ACK Low-level output voltage
VACK
ACK Pin 15 voltage
I = 3 mA
0
—
0.4
V
—
30
Low-level output voltage 1
VOL1
VDD > 2 V
IP50 = 3 mA
0
—
0.4
V
—
31
High-level input voltage 1
VIHI_5
Voltage which recognized that
SDA and SCL are High-level
5 V mode Pin 13 : GND
3.5
—
5.5
V
—
32
Low-level input voltage 1
VILO_5
Voltage which recognized that
SDA and SCL are Low-level
5 V mode Pin 13 : GND
– 0.5
—
1.5
V
—
33
High-level input voltage 2
VIHI_3
Voltage which recognized that
SDA and SCL are High-level
3 V mode Pin 13 : OPEN
2.1
—
3.5
V
—
34
Low-level input voltage 2
VILO_3
Voltage which recognized that
SDA and SCL are Low-level
3 V mode Pin 13 : OPEN
– 0.5
—
0.9
V
—
SDC00078AEB
11
AN18207A
„ Electrical Characteristics (Reference values for design) (continued) at VCC1 = 9.0 V , VCC2 = 10 V
Notes)
B
No.
Ta = 25°C±2°C unless otherwise specified.
The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection.
If a problem does occur related to these characteristics, we will respond in good faith to user concerns.
Parameter
Symbol
Conditions
fSCL
—
Reference values
Unit
Notes
400
kHz
*2
Min
Typ
Max
—
—
I2C Interface (Fast-mode)
35
SCL maximum frequency
36
Hysteresis of Schmitt trigger inputs 1
Vhys1
5 V mode Pin 13 : GND
0.25
—
—
V
*2
37
Hysteresis of Schmitt trigger inputs 1
Vhys2
3 V mode Pin 13 : OPEN
0.15
—
—
V
*2
38
Output fall time from VIHmin to VILmax
Tof
Bus capacitance : 10 pF to 400 pF
Ip < 6 mA
20 +
0.1Cb
⎯
250
ns
*2
39
Pulse width of spikes which must be
suppressed by the input filter
tSP
—
0
—
50
ns
*2
40
Capacitance for each I/O pin
Ci
Bus capacitance : 10 pF to 400 pF
—
—
10
pF
*2
41
Hold time (repeated)
tHD:STA
The first clock pulse is generated
after tHD:STA
0.6
—
—
μs
*2
42
Low period of the SCL clock
tLOW
⎯
1.3
⎯
⎯
μs
*2
43
High period of the SCL clock
tHIGH
⎯
0.6
⎯
⎯
μs
*2
44
Set-up time for a repeat START
condition
tSU:STA
⎯
0.6
⎯
⎯
μs
*2
45
Data hold time
tHD:DAT
⎯
0
⎯
0.9
μs
*2
46
Data set-up time
tSU:DAT
⎯
100
⎯
⎯
ns
*2
47
Rise time of both SDA and SCL signals
tr
⎯
20 +
0.1Cb
⎯
300
ns
*2
48
Fall time of both SDA and SCL signals
tf
⎯
20 +
0.1Cb
⎯
300
ns
*2
49
Set-up time of STOP condition
tSU:STO
⎯
0.6
⎯
⎯
μs
*2
50
Bus free time between a STOP and
START condition
tBUF
⎯
1.3
⎯
⎯
μs
*2
51
Capacitive load for each bus line
Cb
⎯
⎯
⎯
400
pF
*2
SDC00078AEB
12
AN18207A
„ Electrical Characteristics(Reference values for design)(continued)at VCC1 = 9 V, VCC2 = 10 V
Notes)
Ta = 25°C±2°C unless otherwise specified.
The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection.
If a problem does occur related to these characteristics, we will respond in good faith to user concerns.
B
No.
Parameter
Symbol
Reference values
Conditions
Min
Typ
Max
Unit Notes
I2C Interface (Fast-mode) (continued)
52
Noise margin at the Low-level for each
connected device
VaL1
5 V mode Pin 13 : GND
0.5
⎯
⎯
V
*2
53
Noise margin at the High-level for each
connected device
VaH1
5 V mode Pin 13 : GND
1.0
⎯
⎯
V
*2
54
Noise margin at the Low-level for each
connected device
VaL2
3 V mode Pin 13 : OPEN
0.3
⎯
⎯
V
*2
55
Noise margin at the High-level for each
connected device
VaH2
3 V mode Pin 13 : OPEN
0.6
⎯
⎯
V
*2
56
Input current each I/O pin at 5V mode
Ii5
VIN = 0.5 V to 4.5 V
–10
⎯
10
μA
*2
57
Input current each I/O pin at 3V mode
Ii3
VIN = 0.3 V to 2.7 V
–10
⎯
10
μA
*2
SDA
tf
tLOW
tSU:DAT
tr
SCL
tHD:STA
tHD:DAT
tHIGH
tf
tHD:STA
tSU:STA
Sr
tSP
tSU:STO
tr
tBUF
P
S
S : START condition
Sr : Repeat START condition
P : STOP condition
Notes) *2 : The timing of Fast-mode devices in I2C-bus is specified as above.
SDC00078AEB
13
AN18207A
„ Electrical Characteristics Test Procedures
Input
C
No.
Parameter
Pin
No.
Output
Conditions
Pin settings
Pin
No.
Conditions
VCC1
VCC2
—
9V
10 V
2
1
2
2
SW1 SW2 SW3 SW4
AM
1
AM-quiescent current
—
No signal
—
2
AM output 1
37
f = 999 kHz, VIN3 = 30 dBμ
fs = 1 kHz, AM : 30% mod
22
30 kHz LPF
9V
10 V
2
1
2
2
3
AM output 2
37
f = 999 kHz, VIN3 = 74 dBμ
fs= 1 kHz, AM : 30% mod
22
30 kHz LPF
9V
10 V
2
1
2
2
4
AM-S/N ratio 1
37
f = 999 kHz, VIN3 = 30 dBμ
fs = 1 kHz, AM : 30% S/N
22
30 kHz LPF
9V
10 V
2
1
2
2
5
AM-S/N ratio 2
37
f = 999 kHz, VIN3 = 74 dBμ
fs = 1 kHz, AM : 30% S/N
22
30 kHz LPF
9V
10 V
2
1
2
2
6
AM THD 1
37
f = 999 kHz, VIN3 = 74 dBμ
fs = 1 kHz, AM : 30% mod
22
30 kHz LPF
9V
10 V
2
1
2
2
7
AM THD 2
37
f = 999 kHz, VIN3 = 110 dBμ,
fs= 1 kHz, AM : 30% mod
22
30 kHz LPF
9V
10 V
2
1
2
2
8
AM-SD sensitivity
37
f = 999 kHz, AM : 0% mod
21
27 kΩ pull-up
9V
10 V
2
1
2
2
2
VIN2 = 80 dBμ, fs = 1 kHz
FM : 100% mod
26
30 kHz LPF
9V
10 V
2
1
2
2
10 FM-quiescent current 1
—
No signal
—
—
9V
10 V
2
1
2
2
11 FM-quiescent current 2
—
No signal
—
—
9V
10 V
2
1
2
2
12 FM output
2
f = 10.7 MHz, VIN2 = 80 dBμ,
fs = 1 kHz, FM : 100% mod
24
30 kHz LPF
9V
10 V
2
1
2
2
13 FM-S/N ratio
2
f = 10.7 MHz,
VIN2 = 100 dBμ,
FM : 100% L-ch S/N
24
30 kHz LPF
9V
10 V
2
1
2
2
14 FM-mono THD
2
f = 10.7 MHz, VIN2 = 80 dBμ,
fs = 1 kHz, FM : 100% mod
24
30 kHz LPF
9V
10 V
2
1
2
2
15 FM-SD sensitivity
2
f = 10.7 MHz, 0 % mod
21
27 kΩ pull-up
9V
10 V
2
1
2
2
16 FM-mute ratio
2
f = 10.7 MHz, VIN2 = 80 dBμ
fs = 1 kHz, FM : 100% mod
22
24
30 kHz LPF
9V
10 V
2
1
2
2
FM mono
9
FM-RDS output
SDC00078AEB
14
AN18207A
„ Electrical Characteristics Test Procedures (continued)
Output
Input
C
No.
Parameter
Pin
No.
Conditions
Pin
No.
Conditions
Pin settings
VCC1
VCC2
SW1 SW2 SW3 SW4
FM stereo
17 FM-L-ch. separation
2
f = 10.7 MHz,
VIN2 = 80 dBμ, 1 kHz,
(L = 90%, pilot = 10%)
22
15 kHz LPF
9V
10 V
2
1
1
1
18 FM-R-ch. separation
2
f = 10.7 MHz,
VIN2 = 80 dBμ, 1 kHz
(R = 90%, pilot = 10%)
24
15 kHz LPF
9V
10 V
2
1
1
1
2
f = 10.7 MHz,
VIN2 = 80 dBμ, 1 kHz
(L + R = 90%,
pilot = 10%)
22
24
15 kHz LPF
9V
10 V
2
1
1
1
19 FM-stereo THD
20 FM-carrier-leak
VIN2
21 FM-stereo detect sensitivity
f = 10.7 MHz,
VIN2 = 80 dBμ,
fs = 19 kHz
(pilot = 10%)
VOL
―
9V
10 V
2
1
2
2
f = 10.7 MHz,
VIN2 VIN2 = 80 dBμ,
fs = 19 kHz
12
27 kΩ pull-up
9V
10 V
2
1
2
2
22 FM-FE S/N ratio
f = 98 MHz,
VIN1 VIN1 = 12 dBμ, 1 kHz,
100% mod
VO
30 kHz LPF
9V
10 V
1
1
2
2
23 FM-IF output level
VIN1
f = 98 MHz,
VIN3 = 64 dBμ, 0% mod
IF
OUT
—
9V
10 V
2
1
2
2
—
No input, f = 108.7 MHz
VF
MOS
—
9V
10 V
2
1
2
2
VIN2
1 kHz,
100% of output –3 dB
(Ref. input level
VIN2 = 80 dBμ)
VOL 30 kHz LPF
9V
10 V
2
1
2
2
VIN2
VIN2 = 100 dBμ,
fm = 1 kHz,
AM : 30% mod
FM : 100% mod
VOL 30 kHz LPF
9V
10 V
2
1
2
2
FM FE
fc = 98 MHz
24 FM-LOSC level
FM mono
DET
fc = 10.7 MHz
25 FM limiting sensitivity
26 AM suppression ratio
SDC00078AEB
15
AN18207A
„ Technical Data
y I2C-bus interface
1. Basic Rules
x This IC, I2C-bus, is designed to correspond to the Standard-mode (100 kbps) and Fast-mode (400 kbps) devices in the version
2.1 of Philips Co.'s specification. However, it does not correspond to the HS-mode (to 3.4 Mbps).
x This IC will be operated as a slave device in the I2C-bus system.
x The program operation check of this IC has not been conducted on the multi-master bus system and the mix-speed bus system,
yet. The connected confirmation of this IC to the CBUS receiver also has not been checked. Please confirm our company if it
will be used in these mode systems.
x Purchase of Panasonic I2C Components conveys a license under the Philips I2C patent right to use these components in an I2C
systems, provided that the system conforms to the I2C standard specifications as defined by Philips.
2. START and STOP conditions
A High to Low transition on the SDA line while SCL is High is one such unique case. This situation indicates a START
condition. A Low to High transition on the SDA line while SCL is High defines a STOP condition.
START and STOP conditions are always generated by the master. The bus is considered to be free again a certain time after the
STOP condition.
STOP condition
START condition
SDA
SCL
3. Transferring Data
Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted.
Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave can't
receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal
interrupt, it can hold the clock line SCL Low to force the master into a wait state. Data transfer then continues when the slave is
ready for another byte of data and releases clock line SCL.
P
SDA
acknowledgement
signal from slave
MSB
SCL
S
or
Sr
1
2
7
8
9
ACK
acknowledgement
signal from receiver
1
2
3–8
9
ACK
Sr
Sr
or
P
STOP or
repeated START
condition
START or
repeated START
condition
SDC00078AEB
16
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
4. DATA format
1) Write mode
1.1) Slave address : 1011 0110 (B6H)
1.2) Format
x Data update mode
S
Slave address
START
condition
W A
Sub address
A
Data byte
A P
Ack
Write
Mode : 0
STOP
condition
x Auto-increment mode
S
Slave address
W A
Sub address
A
Data 1
A
Data 2
A
Data n
A P
2) Read mode
2.1) Subaddress : None
2.2) Slave address : 1011 0111 (B7H)
2.3) Format
S
Slave address
START
condition
R A
Data byte
Ack
Read
Mode : 1
A P
STOP
condition
Ex.) In case data is read from Address 01h after data is written to Address 01h.
x Write
S
Slave address
0 A
Sub address 01h
x Read
S
Slave address
1 A
Data byte
SDC00078AEB
A
Data byte
A P
A P
17
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
5. Register Map
Sub
Address
MSB
DATA BYTE
D7
D6
D5
00
PLL-CP
Current
Select
(ICO)
—
—
01
AM SD
Hysteresis
Control
(AMHIS)
PLL-Ref
Frequency
Select
(RO)
CP Select
(FCPS)
D4
LSB
D3
D2
D1
D0
FM and SD Tuned Level Adjust
(DSS4 - DSS0)
Mute
ON/OFFMA
TX
(MUS)
Stereo
Tuning
Selector
(TUS)
Force
Monaural
(FOM)
SD Mode
Switch
(SDS)
FM/AM
Switch
(DSS0)
PLL-N Divider
(N7 - N0)
02
03
—
—
04
FM IF AMP
STOP
(LIMSTOP)
L-OSC Stop
(VMOS3)
PLL-N Divider
(N13 - N8)
Analog/Logic Signal Monitor
(DS3 - DS0)
Charge Pump Control
(PHD1 - PHD0)
Read / Write
Mode
(ZRW)
Adjustment Mode: FM Detector Adjustment / Write Mode
(DE5 - DE0)
05
06
—
—
—
—
—
07
—
—
—
—
—
SDC00078AEB
Adjustment
Mode
(EMU)
Adjustment Mode: MPX Separation
Adjustment / Write Mode
(SE2 - SE1)
Mixer AGC
(MXAGC)
CIS selection
(CIS)
AM IF AMP
Stop
(D070)
18
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode)
Tuner-control (Group 1)
SUB-ADD 00H (Write)
Bit
Name
LSB : D0
DSS0
D1
DSS1
D2
DSS2
D3
DSS3
D4
DSS4
Function
FM and AM-SD tuned level adjust
Be sure to set it when you change FM / AM.
High : Sensitivity low
Low : Sensitivity high
This sensitivity is affected by an external RF amp. gain.
Ex.)
FM : X'5'
AM : X'C'
It is recommended to set "0" for DSS4.
D5
—
D6
—
Don't care (0/1)
PLL-charge pump current select
120 μA → Fast lock up time
30 μA → S/N improvement
MSB : D7
ICO
ICO
Icp [μA]
0
120
1
30
Normal : 120 μA
SDC00078AEB
19
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode) (continued)
Tuner-control (Group 2)
SUB-ADD 01H (Write)
Bit
Name
LSB : D0
FAS
FM / AM switch
0 : FM 1 : AM
SDS
SD mode switch (FM / AM IF counter)
1 : SD mode (IF counter : ON)
AM AGC-time-constant select
0 : 500 kΩ 1 : 10 kΩ
IF counter is activated by setting this bit to "1" at I2C stop condition.
And an inside impedance of AM-AGC is changed at AM.
A time constant becomes 1/50 in the case of "1". *1)
D2
FOM
Force monaural
1 : monaural
SUB detection and VCO stop.
So IC is changed to monaural mode
D3
TUS
Selector to force monaural when stereo indicator is off.
0 : ON
1 : OFF
D4
MUS
Mute switch
1 : ON
Output AF buffer amp. mute
D5
FCPS
FM mode & SDS OFF
0 : CP 30 μA fixed
1 : CP selectable (SUB-ADD 00H D7)
D1
Function
PLL-reference frequency selector
D6
MSB : D7
RO
AMHIS
RO
FM
AM
0
25 kHz
10 kHz
1
50 kHz
9 kHz
AM-SD hysteresis control
1 : AM-SD hysteresis ON
Note) *1 : When SDS mode is ON and stop condition of I2C comes, IF count is carried out .
After 70 ms of Stop condition, a result is ready to read.
SDC00078AEB
20
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode) (continued)
Tuner-control (Group 2)
SUB-ADD 02H (Write)
Bit
Name
LSB : D0
N0
D1
N1
D2
N2
D3
N3
D4
N4
D5
N5
D6
N6
MSB : D7
N7
Function
PLL-N divider
N-divider
FM : N = 213 × N13 + 212 × N12 + 211 × N11 + ··· + 20 × N0
AM : N = 29 × N13 + 28 × N12 + 27 × N11 + ··· + 20 × N4
(Not use N0 to N3 at AM mode.)
Tuner-control (Group 2)
SUB-ADD 03H (Write)
Bit
Name
LSB : D0
N8
D1
N9
D2
N10
D3
N11
D4
N12
D5
N13
D6
—
MSB : D7
—
Function
PLL-N divider
N-divider
FM : N = 213 × N13 + 212 × N12 + 211 × N11 + ··· + 20 × N0
AM : N = 29 × N13 + 28 × N12 + 27 × N11 + ··· + 20 × N4
(Not use N0 to N3 at AM mode.)
SDC00078AEB
21
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode) (continued)
Tuner-control (Group 3)
SUB-ADD 04H (Write)
Bit
Name
Function
Analog / logic signal monitor
LSB : D0
D1
D2
D3
DS0
DS1
DS2
DS3
DS0
DS1
DS2
DS3
Monitor point
0
0
0
0
Monitor OFF
1
0
0
0
Monitor of FM detector reference voltage
0
1
0
0
Monitor of FM detector adjustment DAC output
1
1
0
0
Monitor of FM separation adjustment DAC output
0
0
1
0
Monitor of the hysteresis DC voltage of FM-SD
indicator
1
0
1
0
Monitor of the hysteresis DC voltage of stereo
indicator
0
1
1
0
Monitor of SD-ON level adjustment DAC output
1
1
1
0
FM S-Meter
0
0
0
1
AM S-Meter
1
0
0
1
Monitor of MPX-VCO
0
1
0
1
PS output
1
1
0
1
ANC output
0
0
1
1
RED output
1
0
1
1
F450
0
1
1
1
NIFC
1
1
1
1
Monitor of the hysteresis DC voltage of AM-SD
indicator
Charge pump control
D4
D5
PHD0
PHD1
D6
VMOS3
MSB : D7
LIMSTOP
PHD0
PHD1
Charge pump control
0
0
Normal mode
1
0
Force up
0
1
Force down
1
1
Hi-Z mode
1 : L-OSC stop
0 : FM IF amp. stop (Pin 10 Low)
SDC00078AEB
22
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode) (continued)
Tuner-control (Group 3)
SUB-ADD 05H (Write)
Bit
Name
Function
LSB : D0
EMU
Adjustment mode
1 : ON
D1
ZRW
Read / write mode
0 : Read 1 : Write
D2
DE0
D3
DE1
D4
DE2
At adjustment mode : FM detector adjustment
D5
DE3
At write mode :
D6
DE4
MSB : D7
DE5
1 : Writing bit
Tuner-control (Group 3)
SUB-ADD 06H (Write)
Bit
Name
LSB : D0
SE0
D1
SE1
D2
SE2
D3
—
D4
—
D5
—
D6
—
MSB : D7
—
Function
At adjustment mode : MPX separation adjustment
At write mode :
1 : Writing bit
Set them "0" all.
SDC00078AEB
23
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
6. Sub address byte and data byte format (Write mode) (continued)
Tuner-control (Group 3)
SUB-ADD 07H (Write)
Bit
Name
LSB : D0
D070
D1
CIS
D2
MXAGC
D3
—
D4
—
D5
—
D6
—
MSB : D7
—
Function
1 : AM IF amp. stop
0 : FM IF counter band width = 40 kHz, 1 : FM IF counter band width = 10 kHz
0 : Mixer AGC off, 1 : Mixer AGC on
Set them "0" all.
SDC00078AEB
24
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
7. Data byte format (Read mode)
Tuner-control (Group 4)
SUB-ADD none (Read)
Bit
Name
LSB : D0
IFC
D1
—
D2
—
D3
—
D4
—
D5
—
D6
—
MSB : D7
—
Function
IF counter output 0 : No signal
AM IF C band width = 4 kHz, FM IFC band width = 40 kHz, or 10 kHz
D1 to D7 = 1
SDC00078AEB
25
AN18207A
„ Technical Data (continued)
y I2C-bus interface (continued)
8. Precaution in setup of I2C-bus data
1) Power on
a) All data must be set on IC when the power supply is tuned on. (SUB ADD : 00H to 07H)
b) IF limit amplifier must be ON at the time of the initial data transfer of I2C. (SUB ADD : 04H, D7 = "1")
c) The power supply transition time (VCC1, 2 = 0 → 9 V) must be more than 10 ms.
d) Electric current flows in the power supply off condition when a power supply is connected to the TUNED terminal
(Pin 21). Therefore, be careful in the case of the backup mode such as a microcomputer.
2) Pin 16
Don't use Pin 16 (ZAP). It must be open.
3) Monitor function
a) Pin 21 of this IC has a function to monitor internal circuit terminals of this IC.
The monitor point of analog signal or digital signal is set by SUBADD : 04H, D0 to D3.
The choice of monitor point of logic signal is SUBADD : 0AH .It is chosen by D0 to D2 of 0AH.
b) Don't choose more than one monitor point (analog, logic) at the same time.
c) It is prohibited choosing the monitor point when IF limit amplifier is compulsory off (SUBADD : 04H, D7 = "0").
Be sure to turn on IF limit amplifier when you use monitor function.
d) Monitor function is a function for the test purpose only in our company, and its function is not guaranteed.
When it is needed to send data, all data must be "0". Don't use it with the actual tuner set.
4) Charge pump test function
a) SUBADD : 04H D4 to D5 are the bits for the function check of charge pump. For a normal use, they must be set to "0".
5) Handling unused bits
a) All unused bits must be set to "0". When it is necessary to input Subaddress data, all unused bits must be set to "0".
6) Set number of N divider
Don't establish N value about settlement of N divider in 271 or less.
7) The timing of IF counter
IF counter starts to count when it detects Stop condition of write mode at SDS mode (SUB ADD : 01H, D1 = "1").
The result of the IF count can get it when it begins to read it after the progress about more than 70 ms and it is made the
mode and begins to read it.
To prevent IF counter’s abnormal function, so that stop condition may not come between about 70 ms of the following.
(see the figure below.) Even if this timing isn't kept, IC doesn't become uncontrollable. But the following condition are
occurred by the transmitting data.
a) When there are data which turn off SDS :
Counter stops, and it is reset. The judgment result of IF counter isn't right. Ignore data and erase it.
b) In the case of the dummy data:
Stop condition is ignored, and IF counter works as it is. (It isn't reset.) If an original access prohibition time passes, the
proper result of IF counter is obtained.
Wait time
Gate time
reset
Start
(stop condition)
Access prohibition time : More than 70 ms. (Reference value)
SDC00078AEB
26
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
VCC
100 μA
41
41
1.9 V
1k
4 kΩ
FM detector bypass 2
External capacitor = 0.1 μF
GND
3k
42 to
44
—
OPEN
—
N.C.
4.2 V
VCC
14.6k
2.3 V
45
10.7 MHz
46
45
GND
12k
20.4k
330 Ω
(AC input)
FM IF amp. input
GND
—
—
47
47
330
GND (IF amp)
—
RF-VCC
VCC
—
GND
—
12k
GND
SDC00078AEB
27
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
f = fOSC – fRF
48
or
48
f = fRF – fOSC
500 Ω to High
FM mixer output
400 Ω
(f = 100 MHz)
FM mixer input
12k
GND
GND
1
1
f = fmRF
2
2.2k
VCC
2
GND
2.2k
12k
2.3 V
VCC
GND
GND
12k
GND
SDC00078AEB
28
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
VCC
3
3
1k
1.9 V
1 kΩ
FM AGC FILTER
External capacitor = 0.1 μF
Low
FM L-OSC2
FM local oscillator load 2
(Emitter side)
3.9 kΩ
FM L-OSC1
FM local oscillator load 1
(Base side)
GND
VCC
VCC
4
DC
5
4
3.9k
300 μA
GND
5
—
GND
12k
12k
GND
6
3.9 V
GND
—
—
SDC00078AEB
RF-GND
29
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
7
7
DC
12k
—
VCC for Logic
—
GND for Logic and Charge
pump
GND
GND
8
—
—
VCC
Phase
DET 9
9
DC
High
CPOUT
Charge pump output
GND
12k
GND
VCC2
10
10
DC
12k
GND
—
VCC2
Charge pump-VCC
120 Ω
Crystal oscillator
GND
VCC
DC
11
11
GND
50
12k
400 μA
GND
12
—
OPEN
—
SDC00078AEB
N.C.
30
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
3V
102k
13
—
103 kΩ
13
VDD selector
1.05k
GND
1k
14
14
12k
GND
102k
High
SCL
Serial clock input
High
SDA
Serial data input / output
102k
GND
15
GND
1k
15
12k
GND
12k
102k
102k
GND
16
16
—
GND
12k
—
ZAP
(Must be open.)
—
N.C.
GND
17 to
20
—
OPEN
SDC00078AEB
31
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
21
Waveform
and voltage
Internal circuit
—
Impedance
21
1k
12k
1 kΩ
GND
Description
TUNED/Test
SD-OUT
FM/AM tuning indicator
Test monitor output
GND
VCC
22
22
DC bias = 3.5 V
1.05k
7.35k
L-ch. de-emphasis output
(External capacitor 0.0056 μF
Time constant = 50 μs)
GND
GND
23
1k
23
8.4 kΩ
—
12k
1 kΩ
GND
ST-OUT
FM stereo indicator
GND
VCC
24
24
DC bias = 3.5 V
1.05k
7.35k
(External capacitor 0.0056 μF
Time constant = 50 μs)
1.05k
25
Composite
signal
R-ch. de-emphasis output
GND
GND
25
8.4 kΩ
498k
500 kΩ
FM MPX input
200 Ω
FM/AM detector output
(Please make it to OPEN
when unused.)
11 kΩ
AM AF input
GND
3.5 V
AM-DET
26
—
205
26
FM-DET
GND
12k
GND
27
1.05k
10k
27
GND
AM-AF
3.5 V
SDC00078AEB
32
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
28
DC ≅
VCC1 – 1.4 V
Internal circuit
46k
Impedance
46k
46 kΩ
Phase detector for
MPX-VCO
214 kΩ
Stereo DET of MPX
1.05k
1k
Description
28
GND
29
DC ≅
VCC1 – 1.4 V
214k
1k
214k
1.05k
29
GND
SDC00078AEB
33
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
30
—
OPEN
—
N.C.
—
VCC
—
GND
Description
31
31
—
GND
12k
12k
GND
32
GND
—
205
33
3.1k
GND
f = 450 kHz
12k
GND
50k
34
GND
―
2V
33
12k
DC
3.3 kΩ
AM IF amp. input
51 kΩ /
501 kΩ
AM-AGC level detector
2V
at SDS
ON
1.05k
AM
DET
34
500k 1.05k
GND
35
20
GND
GND
35
RFin
f = fOSC – fRF
High
AM mixer output
OSCin
1 mA
SDC00078AEB
34
AN18207A
„ Technical Data (continued)
y I/O block circuit diagrams and pin function descriptions (continued)
Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.
Pin
No.
Waveform
and voltage
Internal circuit
Impedance
Description
2V
36
1k
—
36
1 kΩ
FM DET-NULL and MPXVCO adjustment
High
AM RF input
1 kΩ
AM RF reference
GND
1k
37
522 kHz
– 1 720 kHz
250
37
VCC
38
VCC
38
250
9k
12k
GND
GND
1 mA
1k
—
GND
12k
GND
39
GND
DC
39
—
30 mA
12k
AM L-OSC
AM local oscillator load
GND
480 mA
5V
40
—
22k
23 kΩ
1.05k
FM signal meter adjustment
40
GND
SDC00078AEB
35
AN18207A
„ Technical Data (continued)
y PD ⎯ Ta diagram
SDC00078AEB
36
AN18207A
„ Usage Notes
y Special attention and precaution in using
1. This IC is intended to be used for general electronic equipment [Home audio tuner].
Consult our sales staff in advance for information on the following applications:
x Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this IC may
directly jeopardize life or harm the human body.
x Any applications other than the standard applications intended.
(1) Space appliance (such as artificial satellite, and rocket)
(2) Traffic control equipment (such as for automobile, airplane, train, and ship)
(3) Medical equipment for life support
(4) Submarine transponder
(5) Control equipment for power plant
(6) Disaster prevention and security device
(7) Weapon
(8) Others : Applications of which reliability equivalent to (1) to (7) is required
2. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might
smoke or ignite.
3. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In
addition, refer to the Pin Description for the pin configuration.
4. Perform a visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as a solderbridge between the pins of the semiconductor device. Also, perform a full technical verification on the assembly quality, because
the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during
transportation.
5. Take notice in the use of this product that it might break or occasionally smoke when an abnormal state occurs such as output pinVCC short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short) .
And, safety measures such as an installation of fuses are recommended because the extent of the above-mentioned damage and
smoke emission will depend on the current capability of the power supply.
And IC is destroyed under the conditions listed below,
(1) VCC2 and Pin5 are shorted.
(2) VCC2 and Pin22 are shorted.
(3) VCC2 and Pin45 are shorted.
6. When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions
(operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute
maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any
defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure
mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire
or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
7. When using the LSI for new models, verify the safety including the long-term reliability for each product.
8. When the application system is designed by using this LSI, be sure to confirm notes in this book.
Be sure to read the notes to descriptions and the usage notes in the book.
SDC00078AEB
37
Request for your special attention and precautions in using the technical information and
semiconductors described in this book
(1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and
regulations of the exporting country, especially, those with regard to security export control, must be observed.
(2) The technical information described in this book is intended only to show the main characteristics and application circuit examples
of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any
other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any
other company which may arise as a result of the use of technical information described in this book.
(3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office
equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
– Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support
systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
– Any applications other than the standard applications intended.
(4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product
Standards in advance to make sure that the latest specifications satisfy your requirements.
(5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions
(operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute
maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any
defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure
mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire
or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS,
thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which
damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.
20080805