Si3440DV Datasheet

Si3440DV
Vishay Siliconix
N-Channel 150-V (D-S) MOSFET
FEATURES
PRODUCT SUMMARY
VDS (V)
150
RDS(on) (Ω)
ID (A)
0.375 at VGS = 10 V
1.5
0.400 at VGS = 6.0 V
1.4
• Halogen-free According to IEC 61249-2-21
Definition
• TrenchFET® Power MOSFET
• PWM Optimized for Fast Switching In Small
Footprint
• 100 % Rg Tested
• Compliant to RoHS Directive 2002/95/EC
APPLICATIONS
• Primary Side Switch for Low Power DC/DC Converters
(1, 2, 5, 6) D
TSOP-6
Top V iew
3 mm
1
6
2
5
(3) G
3
4
2.85 mm
(4) S
Ordering Information: Si3440DV-T1-E3 (Lead (Pb)-free)
Si3440DV-T1-GE3 (Lead (Pb)-free and Halogen-free)
N-Channel MOSFET
ABSOLUTE MAXIMUM RATINGS TA = 25 °C, unless otherwise noted
Parameter
Symbol
5s
Steady State
Drain-Source Voltage
VDS
150
Gate-Source Voltage
VGS
± 20
TA = 25 °C
Continuous Drain Current (TJ = 175 °C)a
TA = 85 °C
ID
Single Avalanche Current
L = 0.1 mH
Single Avalanche Energy (Duty Cycle ≤ 1 %)
a
1.5
1.2
0.8
Continuous Source Current (Diode Conduction)
Maximum Power Dissipationa
TA = 25 °C
TA = 85 °C
6
IAS
4
EAS
0.8
IS
PD
A
mJ
1.7
1.0
2.0
1.14
1.0
0.59
TJ, Tstg
Operating Junction and Storage Temperature Range
V
1.1
IDM
Pulsed Drain Current
Unit
- 55 to 150
A
W
°C
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambienta
Maximum Junction-to-Foot (Drain)
Symbol
t≤5s
Steady State
Steady State
RthJA
RthJF
Typical
Maximum
45
62.5
90
110
25
30
Unit
°C/W
Notes:
a. Surface Mounted on 1" x 1" FR4 board.
Document Number: 72380
S09-0766-Rev. D, 04-May-09
www.vishay.com
1
Si3440DV
Vishay Siliconix
SPECIFICATIONS TJ = 25 °C, unless otherwise noted
Parameter
Symbol
Test Conditions
Min.
2
Typ.
Max.
Unit
Static
VGS(th)
VDS = VGS, ID = 250 µA
Gate-Body Leakage
IGSS
VDS = 0 V, VGS = ± 20 V
Zero Gate Voltage Drain Current
IDSS
On-State Drain Currenta
ID(on)
Gate Threshold Voltage
Drain-Source On-State Resistancea
Diode Forward Voltage
a
V
nA
VDS = 150 V, VGS = 0 V
1
VDS = 150 V, VGS = 0 V, TJ = 85 °C
5
VDS ≥ 5 V, VGS = 10 V
RDS(on)
Forward Transconductancea
4
± 100
4
µA
A
VGS = 10 V, ID = 1.5 A
0.310
0.375
VGS = 6.0 V, ID = 1.4 A
0.330
0.400
gfs
VDS = 15 V, ID = 1.5 A
4.1
VSD
IS = 1.7 A, VGS = 0 V
0.8
1.2
5.4
8
Ω
S
V
Dynamicb
Total Gate Charge
Qg
Gate-Source Charge
Qgs
Gate-Drain Charge
Qgd
Gate Resistance
Rg
VDS = 75 V, VGS = 10 V, ID = 1.5 A
f = 1 MHz
4
td(on)
Turn-On Delay Time
VDD = 75 V, RL = 75 Ω
ID ≅ 1 A, VGEN = 10 V, Rg = 6 Ω
tr
Rise Time
td(off)
Turn-Off Delay Time
Fall Time
tf
Source-Drain Reverse Recovery Time
trr
nC
1.1
1.9
IF = 1.7 A, dI/dt = 100 A/µs
9
15
8
15
10
15
20
30
15
25
40
60
Ω
ns
Notes:
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
4.0
4.0
VGS = 10 V thru 5 V
3.5
3.5
3.0
I D - Drain Current (A)
I D - Drain Current (A)
3.0
2.5
2.0
1.5
1.0
2.5
2.0
1.5
1.0
4V
25 °C
0.5
0.5
3V
0.0
0.0
www.vishay.com
2
TC = 125 °C
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
- 55 °C
0.0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDS - Drain-to-Source Voltage (V)
VGS - Gate-to-Source Voltage (V)
Output Characteristics
Transfer Characteristics
Document Number: 72380
S09-0766-Rev. D, 04-May-09
Si3440DV
Vishay Siliconix
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
320
Ciss
0.4
240
VGS = 6.0 V
C - Capacitance (pF)
R DS(on) - On-Resistance (Ω)
0.5
0.3
VGS = 10 V
0.2
160
80
Crss
0.1
0.0
0
0
1
2
3
0
4
10
20
ID - Drain Current (A)
30
40
50
60
70
80
125
150
VDS - Drain-to-Source Voltage (V)
On-Resistance vs. Drain Current
Capacitance
10
2.5
VGS = 10 V
ID = 1.5 A
VDS = 75 V
ID = 1.5 A
8
6
4
2.0
(Normalized)
R DS(on) - On-Resistance
VGS - Gate-to-Source Voltage (V)
Coss
1.5
1.0
2
0.5
- 50
0
0
1
2
3
4
5
6
0
25
50
75
100
Qg - Total Gate Charge (nC)
TJ - Junction Temperature (°C)
Gate Charge
On-Resistance vs. Junction Temperature
10
R DS(on) - On-Resistance (Ω)
I S - Source Current (A)
1.0
TJ = 150 °C
TJ = 25 °C
1
0.0
- 25
0.8
ID = 1.5 A
0.6
0.4
0.2
0.0
0.2
0.4
0.6
0.8
1.0
1.2
0
2
4
6
8
VSD - Source-to-Drain Voltage (V)
VGS - Gate-to-Source Voltage (V)
Source-Drain Diode Forward Voltage
On-Resistance vs. Gate-to-Source Voltage
Document Number: 72380
S09-0766-Rev. D, 04-May-09
10
www.vishay.com
3
Si3440DV
Vishay Siliconix
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
0.8
30
25
ID = 250 µA
20
Power (W)
VGS(th) Variance (V)
0.4
0.0
- 0.4
15
10
- 0.8
5
- 1.2
- 50
- 25
0
25
50
75
100
125
0
0.01
150
0.1
1
TJ - Temperature (°C)
10
100
600
Time (s)
Single Pulse Power
Threshold Voltage
10
IDM Limited
Limited by R DS(on)*
P(t) = 0.0001
I D - Drain Current (A)
1
P(t) = 0.001
0.1
0.01
ID(on)
Limited
P(t) = 0.01
TA = 25 °C
Single Pulse
P(t) = 0.1
P(t) = 1
P(t) = 10
DC
BVDSS Limited
0.001
0.1
1
10
100
1000
VDS - Drain-to-Source Voltage (V)
* VGS > minimum VGS at which RDS(on) is specified
Safe Operating Area
2
Normalized Effective Transient
Thermal Impedance
1
Duty Cycle = 0.5
0.2
Notes:
0.1
PDM
0.1
0.05
t1
t2
1. Duty Cycle, D =
0.02
t1
t2
2. Per Unit Base = R thJA = 90 °C/W
3. T JM - TA = PDMZthJA(t)
Single Pulse
4. Surface Mounted
0.01
10- 4
10- 3
10- 2
10- 1
1
Square Wave Pulse Duration (s)
10
100
600
Normalized Thermal Transient Impedance, Junction-to-Ambient
www.vishay.com
4
Document Number: 72380
S09-0766-Rev. D, 04-May-09
Si3440DV
Vishay Siliconix
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
2
Normalized Effective Transient
Thermal Impedance
1
Duty Cycle = 0.5
0.2
0.1
0.1
0.05
0.02
Single Pulse
0.01
10- 4
10- 3
10- 2
10- 1
Square Wave Pulse Duration (s)
1
10
Normalized Thermal Transient Impedance, Junction-to-Foot
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see www.vishay.com/ppg?72380.
Document Number: 72380
S09-0766-Rev. D, 04-May-09
www.vishay.com
5
Package Information
Vishay Siliconix
TSOP: 5/6−LEAD
JEDEC Part Number: MO-193C
e1
e1
5
4
6
E1
1
2
5
4
E
E1
1
3
2
3
-B-
e
b
E
-B-
e
0.15 M C B A
5-LEAD TSOP
b
0.15 M C B A
6-LEAD TSOP
4x 1
-A-
D
0.17 Ref
c
R
R
A2 A
L2
Gauge Plane
Seating Plane
Seating Plane
0.08
C
L
A1
-C-
(L1)
4x 1
MILLIMETERS
Dim
A
A1
A2
b
c
D
E
E1
e
e1
L
L1
L2
R
Min
Nom
Max
Min
Nom
Max
0.91
-
1.10
0.036
-
0.043
0.01
-
0.10
0.0004
-
0.004
0.90
-
1.00
0.035
0.038
0.039
0.30
0.32
0.45
0.012
0.013
0.018
0.10
0.15
0.20
0.004
0.006
0.008
2.95
3.05
3.10
0.116
0.120
0.122
2.70
2.85
2.98
0.106
0.112
0.117
1.55
1.65
1.70
0.061
0.065
0.067
0.95 BSC
0.0374 BSC
1.80
1.90
2.00
0.071
0.075
0.079
0.32
-
0.50
0.012
-
0.020
0.60 Ref
0.024 Ref
0.25 BSC
0.010 BSC
0.10
-
-
0.004
-
-
0
4
8
0
4
8
7 Nom
1
ECN: C-06593-Rev. I, 18-Dec-06
DWG: 5540
Document Number: 71200
18-Dec-06
INCHES
7 Nom
www.vishay.com
1
AN823
Vishay Siliconix
Mounting LITTLE FOOTR TSOP-6 Power MOSFETs
Surface mounted power MOSFET packaging has been based on
integrated circuit and small signal packages. Those packages
have been modified to provide the improvements in heat transfer
required by power MOSFETs. Leadframe materials and design,
molding compounds, and die attach materials have been
changed. What has remained the same is the footprint of the
packages.
The basis of the pad design for surface mounted power MOSFET
is the basic footprint for the package. For the TSOP-6 package
outline drawing see http://www.vishay.com/doc?71200 and see
http://www.vishay.com/doc?72610 for the minimum pad footprint.
In converting the footprint to the pad set for a power MOSFET, you
must remember that not only do you want to make electrical
connection to the package, but you must made thermal connection
and provide a means to draw heat from the package, and move it
away from the package.
In the case of the TSOP-6 package, the electrical connections are
very simple. Pins 1, 2, 5, and 6 are the drain of the MOSFET and
are connected together. For a small signal device or integrated
circuit, typical connections would be made with traces that are
0.020 inches wide. Since the drain pins serve the additional
function of providing the thermal connection to the package, this
level of connection is inadequate. The total cross section of the
copper may be adequate to carry the current required for the
application, but it presents a large thermal impedance. Also, heat
spreads in a circular fashion from the heat source. In this case the
drain pins are the heat sources when looking at heat spread on the
PC board.
Since surface mounted packages are small, and reflow soldering
is the most common form of soldering for surface mount
components, “thermal” connections from the planar copper to the
pads have not been used. Even if additional planar copper area is
used, there should be no problems in the soldering process. The
actual solder connections are defined by the solder mask
openings. By combining the basic footprint with the copper plane
on the drain pins, the solder mask generation occurs automatically.
A final item to keep in mind is the width of the power traces. The
absolute minimum power trace width must be determined by the
amount of current it has to carry. For thermal reasons, this
minimum width should be at least 0.020 inches. The use of wide
traces connected to the drain plane provides a low impedance
path for heat to move away from the device.
REFLOW SOLDERING
Vishay Siliconix surface-mount packages meet solder reflow
reliability requirements. Devices are subjected to solder reflow as a
test preconditioning and are then reliability-tested using
temperature cycle, bias humidity, HAST, or pressure pot. The
solder reflow temperature profile used, and the temperatures and
time duration, are shown in Figures 2 and 3.
Figure 1 shows the copper spreading recommended footprint for
the TSOP-6 package. This pattern shows the starting point for
utilizing the board area available for the heat spreading copper. To
create this pattern, a plane of copper overlays the basic pattern on
pins 1,2,5, and 6. The copper plane connects the drain pins
electrically, but more importantly provides planar copper to draw
heat from the drain leads and start the process of spreading the
heat so it can be dissipated into the ambient air. Notice that the
planar copper is shaped like a “T” to move heat away from the
drain leads in all directions. This pattern uses all the available area
underneath the body for this purpose.
0.167
4.25
0.074
1.875
0.014
0.35
0.122
3.1
0.026
0.65
0.049
1.25
0.049
1.25
0.010
0.25
FIGURE 1. Recommended Copper Spreading Footprint
Document Number: 71743
27-Feb-04
Ramp-Up Rate
+6_C/Second Maximum
Temperature @ 155 " 15_C
120 Seconds Maximum
Temperature Above 180_C
70 − 180 Seconds
Maximum Temperature
240 +5/−0_C
Time at Maximum Temperature
20 − 40 Seconds
Ramp-Down Rate
+6_C/Second Maximum
FIGURE 2. Solder Reflow Temperature Profile
www.vishay.com
1
AN823
Vishay Siliconix
10 s (max)
255 − 260_C
1X4_C/s (max)
3-6_C/s (max)
217_C
140 − 170_C
60 s (max)
60-120 s (min)
Pre-Heating Zone
3_C/s (max)
Reflow Zone
Maximum peak temperature at 240_C is allowed.
FIGURE 3. Solder Reflow Temperature and Time Durations
THERMAL PERFORMANCE
TABLE 1.
Equivalent Steady State Performance—TSOP-6
Thermal Resistance Rqjf
30_C/W
On-Resistance vs. Junction Temperature
1.6
VGS = 4.5 V
ID = 6.1 A
1.4
rDS(on) − On-Resiistance
(Normalized)
A basic measure of a device’s thermal performance is the
junction-to-case thermal resistance, Rqjc, or the
junction-to-foot thermal resistance, Rqjf. This parameter is
measured for the device mounted to an infinite heat sink and
is therefore a characterization of the device only, in other
words, independent of the properties of the object to which the
device is mounted. Table 1 shows the thermal performance
of the TSOP-6.
1.2
1.0
0.8
0.6
−50
SYSTEM AND ELECTRICAL IMPACT OF
TSOP-6
−25
0
25
50
75
100
125
150
TJ − Junction Temperature (_C)
FIGURE 4. Si3434DV
In any design, one must take into account the change in
MOSFET rDS(on) with temperature (Figure 4).
www.vishay.com
2
Document Number: 71743
27-Feb-04
Application Note 826
Vishay Siliconix
RECOMMENDED MINIMUM PADS FOR TSOP-6
0.099
0.039
0.020
0.019
(1.001)
(0.508)
(0.493)
0.064
(1.626)
0.028
(0.699)
(3.023)
0.119
(2.510)
Recommended Minimum Pads
Dimensions in Inches/(mm)
Return to Index
APPLICATION NOTE
Return to Index
www.vishay.com
26
Document Number: 72610
Revision: 21-Jan-08
Legal Disclaimer Notice
www.vishay.com
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular
product with the properties described in the product specification is suitable for use in a particular application. Parameters
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please
contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Material Category Policy
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the
definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council
of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment
(EEE) - recast, unless otherwise specified as non-compliant.
Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that
all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free
requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference
to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21
conform to JEDEC JS709A standards.
Revision: 02-Oct-12
1
Document Number: 91000