cmos/pecl/lvds smd voltage controlled crystal clock oscillator

CMOS/PECL/LVDS SMD VOLTAGE
CONTROLLED CRYSTAL CLOCK OSCILLATOR
ABVFM SERIES
FEATURES:
• Based on a proprietary analog multiplier
• Tri-State Output
• Ultra low Phase Jitter
• 2.5V or 3.3V +/- 10% operation
• Ceramic SMD, low profile package
Pb RoHS
Compliant
5.0 x 7.0 x 2.0mm
| | | | | | | | | | | | | | |
APPLICATIONS:
• xDSL, Cable Modems
• Customer Premise Equipment (CPE)
• ATM, SONET, SDH, STB
• LAN / WAN Data Communications Equip.
• 155.52MHz, 311.04MHz, 622.08MHz applications
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N:
Frequency range:
Operating temperature:
Storage temperature:
Overall frequency stability:
Supply voltage (Vdd):
Control voltage (Vc):
Linierity:
Pullability:
RMS Phase Jitter (12KHz - 20MHz):
Period Jitter (Peak to peak):
Low Phase Noise:
Tristate Function:
Aging (First year):
PECL: Supply current (IDD):
Output Logic High:
Output Logic Low:
Symmetry (Duty Cycle):
Rise time:
Fall time:
Tristate function (See options) :
ABVFM Series
1.544MHz to 80 MHz (Fund or 3rd OT), Up to 200MHz (Mutiplier) CMOS
12MHz to 800 MHz (Fund, or Multiplier) PECL or LVDS
0 °C to + 70 °C (see options)
- 55° C to + 125° C
± 100 ppm max. (see options)
3.3V ±10% (See options)
1.25±1.0V (2.5Vdd), 1.65±1.35V (3.3Vdd)
+10%
±50ppm minimum (see options)
0.6ps typical, 1ps max.
35 ps max.
-120 dBc/Hz @ 1kHz Offset from 251.2MHz
-125 dBc/Hz @ 10kHz Offset from 251.2MHz
-130 dBc/Hz @ 100KHz Offset from 251.2MHz
"1" ( VIH≥0.7*Vdd) or open: Oscillation
"0" ( VIL< 0.3*Vdd): No Oscillation / Hi Z
± 3 ppm max.
25mA max (for Fo<24MHz),60mA max (for 24.01MHz<Fo<100MHz)
70mA max (100.01MHz<Fo<800MHz)
1.475V min (2.5Vdd), 2.275V min. (3.3Vdd)
1.095V max (2.5Vdd), 1.680V max. (3.3Vdd)
50±5%
1.0ns (12 to 100MHz), 0.5ns (100.01 to 800MHz)
1.0ns (12 to 100MHz), 0.5ns (100.01 to 800MHz)
"1" (VIH >= 0.7*Vdd) or open: Oscillation
"0" (VIL < 0.3*Vdd) : Hi Z
LVDS: Supply current (IDD):
25mA max (for Fo<24MHz),60mA max (for 24.01MHz<Fo<100MHz)
60mA max (100.01MHz<Fo<800MHz)
Output Differential Voltage (VOD)
247mV min, 355mV typical, 454mV max
Output High Voltage (VOH):
1.4V typical, 1.6V max.
Output Low Voltage (VOL):
0.9V min, 1.1V typical
Symmetry (Duty Cycle):
50±5%
1.125V min, 1.2V typical, 1.375V max
Offset Voltage [RL= 100Ω,] VOS:
Rise Time (tr) [RL= 100Ω, CL=10pF]: 1.0ns (12 to 100MHz), 0.5ns (100.01 to 800MHz)
Fall Time (tf) [RL= 100Ω, CL=10pF]: 1.0ns (12 to 100MHz), 0.5ns (100.01 to 800MHz)
Tristate function (See options) :
"1" (VIH >= 0.7*Vdd) or open: Oscillation
"0" (VIL < 0.3*Vdd) : Hi Z
ABRACON IS
ISOISO9001:2008
9001 / QS 9000
CERTIFIED
Visit www.abracon.com for Terms & Conditions of Sale Revised: 08.18.10
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000 | fax 949-546-8001 | www.abracon.com
CMOS/PECL/LVDS SMD VOLTAGE
CONTROLLED CRYSTAL CLOCK OSCILLATOR
Pb RoHS
Compliant
ABVFM SERIES
5.0 x 7.0 x 2.0mm
| | | | | | | | | | | | | | |
PARAMETERS - continued
CMOS:
3mA max (for Fo<24MHz),30mA max (for 24.01MHz<Fo<80MHz),
60mA max (80.01MHz<Fo<200MHz)
0.9*Vdd
0.1*Vdd
50±5%
5.0ns (1.54 to 24MHz), 4ns (24.01 to 80MHz), 3ns (80.01 to 200MHz)
5.0ns (1.54 to 24MHz), 4ns (24.01 to 80MHz), 3ns (80.01 to 200MHz)
15 pF max.
"1" (VIH >= 0.7*Vdd) or open: Oscillation
"0" (VIL < 0.3*Vdd) : Hi Z
6ms max
Supply current (IDD):
Output Logic High:
Output Logic Low:
Symmetry (Duty Cycle):
Rise time:
Fall time:
Output load:
Tristate function (See options) :
Start-up time:
OPTIONS AND PART IDENTIFICATION:
ABVFM -Frequency- - - - -
(Left blank if standard)
Supply Voltage
Blank*
3.3V
2
2.5V
* 3.3V: Standard
Freq. Stability
Blank*
±100ppm
R
±25ppm
C
±50ppm
Operating Temperture Options
0°C to +70°C
Blank*
-10°C to +60°C
D
-20°C to +70°C
E
-30°C to +70°C
F
-30°C to +85°C
N
-40°C to +85°C
L
*Standard Specification
PE
LV
CM
Output
Packaging
T
Tape and Reel
(1000pcs)
Pullability
Blank
±50ppm
N100
±100ppm
N150
±150ppm
PECL
LVDS
CMOS
TRI-STATE PIN OUT DESCRIPTION:
OUTPUT TYPE OPTION
PIN 1 logic level*
Output State
0
1
0
LV
LVDS
1
0
CM
CMOS
1
*Connect to VDD for logic level "1", connect to ground for logic level "0".
PE
ABRACON IS
ISOISO9001:2008
9001 / QS 9000
CERTIFIED
PECL
Enabled
Tri-state
Tri-state
Enabled
Tri-state
Enabled
Visit www.abracon.com for Terms & Conditions of Sale Revised: 08.18.10
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000 | fax 949-546-8001 | www.abracon.com
CMOS/PECL/LVDS SMD VOLTAGE
CONTROLLED CRYSTAL CLOCK OSCILLATOR
Pb RoHS
Compliant
ABVFM SERIES
5.0 x 7.0 x 2.0mm
| | | | | | | | | | | | | | |
OUTLINE DIMENSIONS:
PIN #
1
2
3
4
5
6
Name
Vc
NC / Tristate
G ND
Q
Q
VDD
DESRIPTION
Controll voltage
No Connect / Tristate
Ground
PECL, LVDS, or CMOS Output.
Complimentary PECL,LVDS, or NC.
VDD Connection.
Note: Recommend using an approximately 0.01uF
bypass capacitor between PIN 3 and 6.
Dimension : Inches (mm)
TAPE AND REEL: T= tape and reel (1,000pcs/reel)
REFLOW PROFILE:
Dimension:
mm
ATTENTION: Abracon Corporation’s products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon’s products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme
operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.
ABRACON IS
ISO9001:2008
CERTIFIED
CERTIFIED
Visit www.abracon.com for Terms & Conditions of Sale Revised: 08.18.10
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000 | fax 949-546-8001 | www.abracon.com