M62490FP
Electric Volume Control with Tone Controller for 4-Speaker
Applications
REJ03F0213-0200
Rev.2.00
Sep 14, 2006
Description
• Developed for car audio
• Uses it for analog small signal handling of stage before power amplifier
• Use to Home audio system, television are thought about other than car audio system
Features
•
•
•
•
•
•
Built-in zero cross detector prevents click noise
Differential Amplifier
Loudness
Tone Control Bass/Mid/Treble
Master Volume/Fader Volume
Serial Data Control
Recommended Operating Conditions
Supply voltage range: VCC = 6 to 9 V
VDD = 4 to 6 V
Rated supply voltage: VCC = 8 V
VDD = 5 V
Block Diagram
Lch
Front
DEFN
IN2
DEFP
IN2
Fader
Bass/
Mid/
Treble
Differential
Amplifier
Mixing
Amp
LchIN
Volume
&
Loudness
RchIN
DEFN
IN1
DEFP
IN1
Mixing
Amp
Differential
Amplifier
Zero cross
Detector
Rear
µ-com Interfase
Zero cross
Detector
Front
Bass/
Mid/
Treble
Fader
Rear
Rch
Rev.2.00 Sep 14, 2006 page 1 of 10
10 µ
3
22 k
4
–
+
22 k
22 k
5
32
–
+
A
A
7
DIFFERENTIAL
AMPLIFIER SW
–
+
8
10
27
–
+
0.01 µ
11
26
0.01 µ
ON
SW B
OFF
ON
OFF
SW A
1µ
Loudness OFF
12
25
1µ
Loudness ON
Harmonic
parts MID
0.068 µ
6.8 k
Outside
9
ZERO CROSS
DETECTOR
0.068 µ
0.22 µ
–
+
28
ZERO CROSS
DETECTOR
29
LOUDNESS SW
1.6 k
B
B
30
LOUDNESS SW
2.2 µ 10 k 820 p
6
31
0.068 µ
6.8 k
14
20
N.C.
16
0.22 µ
GND
Vcc
17
200 k
TIMER
DETECTOR
VDD
(DIGITAL)
21
FROUT
15
22
VDD
FROUT
23
RROUT
13
24
RROUT
–
+
VCR
TV
TAPE
CD
RD
2
56 k
22 k
33
1.6 k
0.068 µ
–
+
1
56 k
56 k
–
+
56 k
34
2.2 µ 10 k 820 p
–
+
47 k
–
+
47 k
REF
VCC
(ANALOG)
35
+
–
+
36
–
Outside Harmonic
parts for MID
–
+
–
+
–
+
VCC
–
+
0.22 µ
–
+
Rev.2.00 Sep 14, 2006 page 2 of 10
–
+
DIFFERENTIAL
AMPLIFIER SW
–
+
RD
CD
TAPE
TV
VCR
18
I/F
19
MCU
M62490FP
Pin Configuration and Application Example
M62490FP
Pin Description
Pin No.
Symbol
Function
1
2
REF
DEFP IN1
IC signal ground. Apply 1/2 VCC
Differential amplifier input +
3
4
DEFN IN1
MIX IN1
Differential amplifier input –
Mixing amplifier input –
5
6
MIX OUT1
VOL IN1
Mixing amplifier input +
Input pin of the volume block
7
8
LOUD IN1
BASSA1
Pin for setting the frequency characteristics of the loudness block
Pin for setting the frequency characteristics of the tone (Bass) block
9
10
BASSB1
MID1
R-ladder terminal of tone (Mid)
11
12
TRE1
TONE OUT1
R-ladder terminal of tone (Treble)
Output pin of the tone block
13
14
FADER IN1
REAR OUT1
Input pin of the fader volume
Output pin of the fader volume (Rear)
15
16
FRONT OUT1
GND
Output pin of the fader volume (Front)
Ground
17
TIM1
Timer setting terminal
The relationship between outside parts
4
C and setting time is T = 13.8 × 10 • C (s).
18
DATA
Input pin of the control data
This pin inputs data in synchronization with CLOCK
19
20
CLOCK
N.C.
Clock input pin for serial data transfer
Non Connection
21
22
VDD
FRONT OUT2
Digital power supply pin, normally +5 V
Output pin of the fader volume (Front)
23
24
REAR OUT2
FADER IN2
Output pin of the fader volume (Rear)
Input pin of the fader volume
25
26
TONE OUT2
TRE2
Output pin of the tone block
R-ladder terminal of tone (Treble)
27
28
MID2
BASSB2
R-ladder terminal of tone (Mid)
Pin for setting the frequency characteristics of the tone (Bass) block
29
30
BASSA2
LOUD IN2
Pin for setting the frequency characteristics of the loudness block
31
32
VOL IN2
MIX OUT2
Input pin of the volume block
Mixing amplifier output
33
34
MIX IN2
DEFN IN2
Mixing amplifier input
Differential amplifier input –
35
36
DEFP IN2
VCC
Differential amplifier input +
Analog power supply pin
Rev.2.00 Sep 14, 2006 page 3 of 10
M62490FP
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
10, 7
990
V
mW
Kθ
Topr
9.9
–30 to 85
mW/°C
°C
Tstg
–55 to 125
°C
Supply voltage
Power dissipation
VCC, VDD
Pd
Thermal derating ratio
Operating temperature
Storage temperature
Power Dissipation Pd (mW)
Thermal Derating
1000
960
800
600
400
385
200
25
50
75 85 100
125
Ambient Temperature Ta (°C)
Rev.2.00 Sep 14, 2006 page 4 of 10
150
Conditions
Ta ≤ 25°C
Ta ≥ 25°C
M62490FP
Electrical Characteristics
Ta = 25°C, VCC = 8 V, VDD = 5 V, VOL/FADER = 0 dB, TONE/FLAT, Loudness OFF unless otherwise noted
Min
Limits
Typ
Max
Unit
Test Conditions
Circuit current
Pass gain
ICC
Gv
—
–3.5
20
0
35
3.5
mA
dB
Maximum attenuation
ATT (VOL)
–32.5
–30
–27.5
dB
No input signal
Outside resister 22 kΩ of pin 4, 33
Outside resister 56 kΩ of pin 2, 3, 34, 35
Vi = 1 Vrms, f = 1 kHz
ATT (VOL) = –30 dB
Attenuation error
Maximum input voltage
∆ATT (VOL)
VIM
–2.5
1.8
0
2.2
2.5
—
dB
Vrms
Bass boost
G (Bass) B
13
16
19
dB
ATT (VOL) = 0 dB
f = 1 kHz, BW: 400 Hz to 30 kHz
THD = 1%
f = 100 Hz
Bass cut
MID boost
G (Bass) C
G (MID) B
–15
9
–12
12
–9
15
dB
dB
f = 100 Hz
f = 1 kHz (Outside harmonic amplifier)
MID cut
Treble boost
G (MID) C
G (Tre) B
–15
9
–12
12
–9
15
dB
dB
f = 1 kHz (Outside harmonic amplifier)
f = 10 kHz
Treble cut
Maximum attenuation
G (Tre) C
ATT (FED)
–15
—
–12
–90
–9
–80
dB
dB
Maximum output
voltage
VOM
1.8
2.2
—
Vrms
f = 10 kHz
Vi = 1 Vrms, f = 1 kHz
ATT (FED) = –∞ dB
f = 1 kHz, BW: 400 Hz to 30 kHz
THD = 1%
Output noise voltage
Vno1
Vno2
—
—
10
3
18
8
µVrms Rg = 0, DIN-AUDIO
ATT (VOL) = –30 dB
ATT (FED) = –∞ dB
Rg = 0, DIN-AUDIO
Total harmonic
distortion
THD
—
0.03
0.05
%
Channel separation
CS
—
–90
–80
dB
f = 1 kHz, Vo = 0.5 Vrms
BW: 400 Hz to 30 kHz
f = 1 kHz
Cross talk of differential
amplifier SW
Voltage gain of
loudness
CT
—
–75
–65
dB
f = 1 kHz
G (LOUD) L
7.0
11.0
15.0
dB
G (LOUD) H
3.5
6.5
9.5
Loudness ON
f = 100 Hz, ATT (VOL) = –30 dB
Loudness ON
f = 10 kHz, ATT (VOL) = –30 dB
Item
Symbol
Rev.2.00 Sep 14, 2006 page 5 of 10
M62490FP
Relationship between Data and Clock
CLOCK
D0
D1
D2
D12
D3
D16
D15
DATA
LATCH SIGNAL "H"
DATA reading mode;
The rising edge of the CLOCK signal
LATCH reading mode;
The falling edge of the CLOCK signal
Digital Circuit DC Characteristics
Limits
Item
Symbol
"L" level input voltage
VIL
Min
0
Typ
~
Max
0.2 VDD
"H" level input voltage
"L" level input current
VIH
IIL
0.8 VDD
–10
~
—
VDD
10
"H" level input current
IIH
—
—
10
Unit
Test Conditions
V
DATA, CLOCK pins
µA
VI = 0
DATA, CLOCK pins
VI = VDD
Digital Circuit AC Characteristics
Limits
Item
Symbol
CLOCK cycle time
tcr
Min
4
CLOCK pulse width ("H" level)
CLOCK pulse width ("L" level)
tWHC
tWLC
1.6
1.6
—
—
—
—
CLOCK rise time
CLOCK fall time
tr
tf
—
—
—
—
0.4
0.4
DATA setup time
DATA hold time
tSD
tHD
0.8
0.8
—
—
—
—
Rev.2.00 Sep 14, 2006 page 6 of 10
Typ
—
Max
—
Unit
µs
M62490FP
Clock Data Timing
tcr
75%
CLOCK
25%
tr
tf
tWHC
tWLC
DATA
tSD
Rev.2.00 Sep 14, 2006 page 7 of 10
tHD
M62490FP
Data Input Format
0: Loudness OFF
1: Loudness ON
Data Select (D15,D16)
00: Volume/Differential Amplifier SW/Loudness
10: Fader
01: Bass/Treble/Mid
0: Differential Amplifier SW OFF
1: Differential Amplifier SW ON
D0
D1
D2
D3
D4 D5
Volume CH1
(ATTV1)
0/1 0/1
D7
Volume CH1
(ATTV2)
Fader (Front)
(ATTF1)
0/1 0/1
D6
D8 D9 D10 D11 D12 D13 D14 D15 D16
Volume CH2
(ATTV1)
Fader (Front)
(ATTF2)
Bass
Volume CH2
(ATTV2)
Fader (Rear)
(ATTF1)
Treble
Mid
0
0
Fader (Rear)
(ATTF2)
0
0/1
0
0
1
0
0
1
0: Front Point Zero Detect
1: Rear Point Zero Detect
0: Both Channel
1: Side Channel
0: 1CH
1: 2CH
0
Volume Code
CH1
ATTV1
D2
CH2
D3
D4
CH1
D5
D6
CH2
0 dB
D10
1
D11
1
ATTV2
0 dB
D7
1
D8
0
D9
1
–4 dB
–8 dB
0
1
0
1
1
0
–1 dB
–2 dB
0
1
1
0
–12 dB
–16 dB
0
1
1
0
0
0
–3 dB
0
0
–20 dB
–24 dB
0
0
0
1
0
1
–28 dB
1
1
1
Fader Code
FRONT
D2
D3
D4
D5
D8
1
D9
0
D10
0
D11
1
–2 dB
–4 dB
0
0
0
1
0
0
1
1
–6 dB
–8 dB
1
1
1
1
0
1
1
0
–10 dB
–12 dB
0
1
0
0
1
1
1
1
–14 dB
–16 dB
0
0
1
1
1
1
1
0
–24 dB
–32 dB
1
0
0
0
1
1
0
0
–40 dB
–48 dB
1
0
1
1
0
0
0
0
–56 dB
–∞ dB
1
0
0
0
0
0
0
0
ATTF1
REAR
0 dB
Rev.2.00 Sep 14, 2006 page 8 of 10
FRONT
ATTF2
REAR
0 dB
–2 dB
–4 dB
D6
D7
D12
1
D13
1
0
1
1
0
–6 dB
0
0
(Please keep ATTF2 to 0 dB when you set
fader code from 0 dB to –16 dB)
M62490FP
Tone Code
Bass
D0
D1
D2
D3
16 dB
14 dB
0
1
0
1
0
1
1
0
12 dB
10 dB
0
1
1
0
1
1
0
0
8 dB
6 dB
0
1
0
1
1
0
0
0
4 dB
2 dB
0
1
1
0
0
0
0
0
0 dB
–2 dB
0
1
0
0
0
0
0
1
–4 dB
–6 dB
0
1
1
1
0
0
1
1
–8 dB
–10 dB
0
1
0
0
1
1
1
1
–12 dB
0
1
1
1
Treble
D4
D5
D6
D7
12 dB
10 dB
0
1
1
0
1
1
0
0
8 dB
6 dB
0
1
0
1
1
0
0
0
4 dB
2 dB
0
1
1
0
0
0
0
0
0 dB
–2 dB
0
1
0
0
0
0
0
1
–4 dB
–6 dB
0
1
1
1
0
0
1
1
–8 dB
–10 dB
0
1
0
0
1
1
1
1
–12 dB
0
1
1
1
Mid
D8
D9
D10
D11
12 dB
10 dB
0
1
1
0
1
1
0
0
8 dB
6 dB
0
1
0
1
1
0
0
0
4 dB
2 dB
0
1
1
0
0
0
0
0
0 dB
–2 dB
0
1
0
0
0
0
0
1
–4 dB
–6 dB
0
1
1
1
0
0
1
1
–8 dB
–10 dB
0
1
0
0
1
1
1
1
–12 dB
0
1
1
1
Rev.2.00 Sep 14, 2006 page 9 of 10
M62490FP
Package Dimensions
JEITA Package Code
P-SSOP36-8.4x15-0.80
RENESAS Code
PRSP0036GA-A
Previous Code
36P2R-A
MASS[Typ.]
0.5g
E
19
*1
HE
36
F
NOTE)
1. DIMENSIONS "*1" AND "*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT
INCLUDE TRIM OFFSET.
1
18
Index mark
c
*2
D
A1
A
A2
*3
y
bp
L
e
Detail F
Rev.2.00 Sep 14, 2006 page 10 of 10
Reference Dimension in Millimeters
Symbol
D
E
A2
A
A1
bp
c
HE
e
y
L
Min Nom Max
14.8 15.0 15.2
8.2 8.4 8.6
2.0
2.4
0.05
0.35 0.4 0.5
0.13 0.15 0.2
0°
10°
11.63 11.93 12.23
0.65 0.8 0.95
0.15
0.3 0.5 0.7
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0