RENESAS HD74LVC138TELL

HD74LVC138
3-to-8-line Decoder / Demultiplexer
REJ03D0349–0300Z
(Previous ADE-205-068B (Z))
Rev.3.00
Jul. 23, 2004
Description
The HD74LVC138 has three binary select inputs in a 16 pin package. If the device is enabled these inputs determine
which one of the eight normally high outputs will go low. Two active low and one active high enables are provided to
ease the cascading of decoders. Low voltage and high-speed operation is suitable at the battery drive product (note type
personal computer) and low power consumption extends the life of a battery for long time operation.
Features
•
•
•
•
•
•
VCC = 2.0 V to 5.5 V
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
High output current ±24 mA (@VCC = 3.0 V to 5.5 V)
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LVC138FPEL
HD74LVC138TELL
SOP–16 pin (JEITA)
TSSOP–16 pin
FP–16DAV
TTP–16DAV
FP
T
EL (2,000 pcs/reel)
ELL (2,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Function Table
Inputs
Enable
Outputs
Select
G1
X
X
L
G2A
X
H
X
G2B
H
X
X
C
X
X
X
B
X
X
X
A
X
X
X
Y0
H
H
H
Y1
H
H
H
Y2
H
H
H
Y3
H
H
H
Y4
H
H
H
Y5
H
H
H
Y6
H
H
H
Y7
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
H
H
L
L
H
H
L
H
L
H
L
H
L
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H:
L:
X:
High level
Low level
Immaterial
Rev.3.00 Jul. 23, 2004 page 1 of 5
HD74LVC138
Pin Arrangement
16 VCC
A 1
B 2
B
C 3
A
Y0
15 Y0
C
Y1
14 Y1
G2A 4
G2A
Y2
13 Y2
G2B 5
G2B
Y3
12 Y3
G1 6
G1
Y4
11 Y4
Y7 7
Y7
Y5
10 Y5
Y6
9 Y6
GND 8
(Top view)
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Supply voltage
VCC
Input diode current
Input voltage
Output diode current
IIK
VI
IOK
V
mA
V
mA
Output voltage
Output current
VCC, GND current / pin
Storage temperature
VO
IO
ICC or IGND
Tstg
–0.5 to 6.0
–50
–0.5 to 6.0
–50
50
–0.5 to VCC +0.5
±50
100
–65 to +150
Conditions
VI = –0.5 V
VO = –0.5 V
VO = VCC +0.5 V
V
mA
mA
°C
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Rev.3.00 Jul. 23, 2004 page 2 of 5
HD74LVC138
Recommended Operating Conditions
Item
Symbol
Ratings
Unit
Conditions
Supply voltage
VCC
1.5 to 5.5
V
Data retention
Input / output voltage
VI
VO
Ta
IOH
Operating temperature
Output current
IOL
Input rise / fall time *1
tr, tf
2.0 to 5.5
0 to 5.5
0 to VCC
–40 to 85
–12
–24*2
12
24*2
10
At operation
G, A, B, C
Y0 to Y7
V
V
°C
mA
VCC = 2.7 V
VCC = 3.0 V to 5.5 V
VCC = 2.7 V
VCC = 3.0 V to 5.5 V
mA
ns/V
Notes: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
2. Duty cycle ≤ 50%
Electrical Characteristics
Ta = –40 to 85°C
Item
Symbol
VCC (V)
Min
Max
Unit
Input voltage
VIH
2.7 to 3.6
4.5 to 5.5
2.7 to 3.6
4.5 to 5.5
2.7 to 5.5
2.7
3.0
3.0
4.5
2.7 to 5.5
2.7
3.0
4.5
0 to 5.5
5.5
3.0 to 3.6
2.0
VCC×0.7
—
—
VCC –0.2
2.2
2.4
2.0
3.8
—
—
—
—
—
—
—
—
—
0.8
VCC×0.3
—
—
—
—
—
0.2
0.4
0.55
0.55
±5.0
20
500
V
VIL
Output voltage
VOH
VOL
Input current
Quiescent supply current
IIN
ICC
∆ICC
Test Conditions
V
V
IOH = –100 µA
IOH = –12 mA
IOH = –24 mA
V
IOL = 100 µA
IOL = 12 mA
IOL = 24 mA
µA
µA
µA
VIN = 5.5 V or GND
VIN = VCC or GND
VIN = one input at(VCC –0.6)V,
other inputs at VCC or GND
Switching Characteristics
Item
Symbol
VCC (V)
Min
Typ
Max
Unit
From
(Input)
Propagation delay time
tPLH
tPHL
7.0
5.0
3.5
3.0
15.0
10.0
9.0
7.5
—
—
G, A, B, C Y0 to Y7
CIN
CO
—
1.5
—
—
—
ns
Input capacitance
Output capacitance
2.7
3.3±0.3
5.0±0.5
2.7
2.7
Ta = –40 to 85°C
Rev.3.00 Jul. 23, 2004 page 3 of 5
pF
pF
To
(Output)
HD74LVC138
Test Circuit
VCC
VCC
A
Pulse Generator
Zout = 50 Ω
Output
Y 0 to Y 7
B
See Function Table
Input
450 Ω
CL =
50 pF
C
50 Ω Scope
G1
G 2A
G 2B
Note:
1. CL includes probe and jig capacitance.
Waveforms
tr
tf
90 %
Input
VIH
90 %
Vref
Vref
10 %
10 %
t PLH
GND
t PHL
VOH
In phase output
Vref
Vref
VOL
t PHL
t PLH
VOH
Out of
phase output
Vref
Vref
VOL
Symbol
VIH
Vref
Notes:
1. tr = 2.5 ns, tf = 2.5 ns
2. Input waveform : PRR = 10 MHz, duty cycle 50%
Rev.3.00 Jul. 23, 2004 page 4 of 5
VCC = 2.7 V,
3.3±0.3 V VCC = 5.0±0.5 V
2.7 V
VCC
1.5 V
50%VCC
HD74LVC138
Package Dimensions
As of January, 2003
Unit: mm
10.06
10.5 Max
9
1
8
2.20 Max
*0.20 ± 0.05
5.5
16
1.27
*0.40 ± 0.06
1.15
0 ˚ – 8˚
0.10 ± 0.10
0.80 Max
0.20
7.80 +– 0.30
0.70 ± 0.20
0.15
0.12 M
Package Code
JEDEC
JEITA
Mass (reference value)
*Ni/Pd/Au plating
FP-16DAV
—
Conforms
0.24 g
As of January, 2003
Unit: mm
4.40
5.00
5.30 Max
16
9
1
8
0.65
*0.20 ± 0.05
1.0
0.13 M
Rev.3.00 Jul. 23, 2004 page 5 of 5
*0.15 ± 0.05
1.10 Max
*Ni/Pd/Au plating
0.10
0.07 +0.03
–0.04
6.40 ± 0.20
0.65 Max
0˚ – 8˚
0.50 ± 0.10
Package Code
JEDEC
JEITA
Mass (reference value)
TTP-16DAV
—
—
0.05 g
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0