HRLD150N10K_HRLU150N10K

BVDSS = 100 V
RDS(on) typ = 13 Pȍ
HRLD150N10K / HRLU150N10K
ID = 70 A
100V N-Channel Trench MOSFET
D-PAK
FEATURES
I-PAK
2
‰ Originative New Design
1
1
2
3
‰ Superior Avalanche Rugged Technology
‰ Excellent Switching Characteristics
3
HRLD150N10K HRLU150N10K
1.Gate 2. Drain 3. Source
‰ Unrivalled Gate Charge : 80 nC (Typ.)
‰ Extended Safe Operating Area
‰ Lower RDS(ON) : 13 Pȍ (Typ.) @VGS=10V
‰ Lower RDS(ON) : 14 Pȍ (Typ.) @VGS=4.5V
‰ 100% Avalanche Tested
Absolute Maximum Ratings
Symbol
VDSS
TC=25୅ unless otherwise specified
Parameter
Drain-Source Voltage
Value
Units
100
V
Drain Current
– Continuous (TC = 25୅)
70 *
A
Drain Current
– Continuous (TC = 100୅)
49 *
A
IDM
Drain Current
– Pulsed
245 *
A
VGS
Gate-Source Voltage
ρ20
V
EAS
Single Pulsed Avalanche Energy
(Note 2)
265
mJ
EAR
Repetitive Avalanche Energy
(Note 1)
11
mJ
3
W
110
W
ID
(Note 1)
Power Dissipation (TA = 25୅)*
PD
Power Dissipation (TC = 25୅)
- Derate above 25୅
TJ, TSTG
Operating and Storage Temperature Range
TL
Maximum lead temperature for soldering purposes,
1/8” from case for 5 seconds
0.73
W/୅
-55 to +175
୅
300
୅
* Drain current limited by maximum junction temperature
Thermal Resistance Characteristics
Symbol
Parameter
Typ.
Max.
RșJC
Junction-to-Case
--
1.4
RșJA
Junction-to-Ambient*
--
50
RșJA
Junction-to-Ambient
--
110
Units
୅/W
* When mounted on the minimum pad size recommended (PCB Mount)
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Sep 2015
Symbol
Parameter
unless otherwise specified
Test Conditions
Min
Typ
Max
Units
On Characteristics
VGS
RDS(ON)
gFS
Gate Threshold Voltage
VDS = VGS, ID = 250 Ꮃ
1.0
--
2.4
V
Static Drain-Source
On-Resistance
VGS = 10 V, ID = 30 A
--
13
15
mŸ
VGS = 4.5 V, ID = 15 A
--
14
20
mŸ
Forward Transconductance
VDS = 15, ID = 30 A
--
130
--
S
VGS = 0 V, ID = 250 Ꮃ
100
--
--
V
VDS = 80 V, VGS = 0 V
--
--
1
Ꮃ
VDS = 80 V, TJ = 125୅
--
--
100
Ꮃ
VGS = ρ20 V, VDS = 0 V
--
--
ρ100
Ꮂ
--
4000
--
Ꮔ
--
290
--
Ꮔ
--
150
--
Ꮔ
--
1.2
--
Ÿ
--
30
--
Ꭸ
--
30
--
Ꭸ
--
180
--
Ꭸ
--
25
--
Ꭸ
--
80
--
nC
--
10
--
nC
--
15
--
nC
Off Characteristics
BVDSS
Drain-Source Breakdown Voltage
IDSS
Zero Gate Voltage Drain Current
IGSS
Gate-Body Leakage Current
Dynamic Characteristics
Ciss
Input Capacitance
Coss
Output Capacitance
Crss
Reverse Transfer Capacitance
Rg
Gate Resistance
VDS = 25 V, VGS = 0 V,
f = 1.0 MHz
VGS = 0 V, VDS = 0 V, f = 1MHz
Switching Characteristics
td(on)
Turn-On Time
tr
Turn-On Rise Time
td(off)
Turn-Off Delay Time
tf
Turn-Off Fall Time
Qg
Total Gate Charge
Qgs
Gate-Source Charge
Qgd
Gate-Drain Charge
VDS = 50 V, ID = 30 A,
RG = 6 Ÿ
VDS = 80 V, ID = 30 A,
VGS = 10 V
Source-Drain Diode Maximum Ratings and Characteristics
IS
Continuous Source-Drain Diode Forward Current
--
--
70
ISM
Pulsed Source-Drain Diode Forward Current
--
--
245
VSD
Source-Drain Diode Forward Voltage
IS = 30 A, VGS = 0 V
--
--
1.3
V
trr
Reverse Recovery Time
--
50
--
Ꭸ
Qrr
Reverse Recovery Charge
IS = 30 A, VGS = 0 V
diF/dt = 100 A/ȝV
--
80
--
nC
A
Notes :
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L=1mH, IAS=20A, VDD=25V, RG=25:, Starting TJ =25qC
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Electrical Characteristics TJ=25 qC
HRLD150N10K_HRLU150N10K
Typical Characteristics
VGS
10 V
8V
7V
6V
5V
4V
3.5 V
3.0 V
Bottom : 2.5 V
ID, Drain Current [A]
ID, Drain Current [A]
100
Top :
102
101
175oC
10
25oC
* Notes :
1. VDS= 15V
2. 300us Pulse Test
* Notes :
1. 300us Pulse Test
2. TC = 25oC
100
1
101
0
2
4
VGS, Gate-Source Voltage [V]
VDS, Drain-Source Voltage [V]
Figure 1. On Region Characteristics
Figure 2. Transfer Characteristics
RDS(ON) [m:],
Drain-Source On-Resistance
24
VGS = 4.5V
22
VGS = 10V
20
18
16
14
12
IDR, Reverse Drain Current [A]
26
100
10
175oC
* Notes :
1. VGS= 0V
2. 300us Pulse Test
Note : TJ = 25oC
10
0
40
80
120
1
0.0
160
0.4
Ciss
Ciss = Cgs + Cgd (Cds = shorted)
Coss = Cds + Cgd
Crss = Cgd
4000
3000
* Note ;
1. VGS = 0 V
2. f = 1 MHz
2000
Coss
1000
Crss
0
10-1
1.6
12
VGS, Gate-Source Voltage [V]
5000
1.2
Figure 4. Body Diode Forward Voltage
Variation with Source Current
and Temperature
Figure 3. On Resistance Variation vs
Drain Current and Gate Voltage
6000
0.8
VSD, Source-Drain Voltage [V]
ID, Drain Current [A]
Capacitances [pF]
25oC
10
8
6
4
2
0
100
101
VDS = 80V
ID = 30V
0
15
30
45
60
75
VDS, Drain-Source Voltage [V]
QG, Total Gate Charge [nC]
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
90
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
(continued)
2.5
RDS(ON), (Normalized)
Drain-Source On-Resistance
BVDSS, (Normalized)
Drain-Source Breakdown Voltage
1.2
1.1
1.0
0.9
Note :
1. VGS = 0 V
2. ID = 250PA
0.8
-100
-50
0
50
100
150
2.0
1.5
1.0
Note :
1. VGS = 10 V
2. ID = 30 A
0.5
0.0
-100
200
-50
0
150
200
70
Operation in This Area
is Limited by R DS(on)
60
10 us
2
10
101
ID, Drain Current [A]
100 us
1 ms
10 ms
DC
100
* Notes :
1. TC = 25 oC
10-1
10-1
50
40
30
20
10
2. TJ = 175 oC
3. Single Pulse
100
101
0
25
102
50
75
100
125
150
175
TC, Case Temperature [oC]
VDS, Drain-Source Voltage [V]
Figure 9. Maximum Safe Operating Area
Figure 10. Maximum Drain Current
vs Case Temperature
100
D=0.5
ZTJC(t), Thermal Response
ID, Drain Current [A]
100
Figure 8. On-Resistance Variation
vs Temperature
Figure 7. Breakdown Voltage Variation
vs Temperature
103
50
TJ, Junction Temperature [oC]
TJ, Junction Temperature [oC]
* Notes :
1. ZTJC(t) = 1.4 oC/W Max.
2. Duty Factor, D=t1/t2
3. TJM - TC = PDM * ZTJC(t)
0.2
0.1
10-1
0.05
PDM
0.02
0.01
t1
single pulse
10-2
10-5
10-4
10-3
10-2
10-1
t2
100
101
t1, Square Wave Pulse Duration [sec]
Figure 11. Transient Thermal Response Curve
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Typical Characteristics
HRLD150N10K_HRLU150N10K
Fig 12. Gate Charge Test Circuit & Waveform
.ȍ
12V
VGS
Same Type
as DUT
Qg
200nF
10V
300nF
VDS
VGS
Qgs
Qgd
DUT
3mA
Charge
Fig 13. Resistive Switching Test Circuit & Waveforms
RL
VDS
VDS
90%
VDD
RG
( 0.5 rated VDS )
Vin
DUT
10V
10%
tr
td(on)
td(off)
t on
tf
t off
Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms
BVDSS
1
EAS = ---- LL IAS2 -------------------2
BVDSS -- VDD
L
VDS
VDD
ID
BVDSS
IAS
RG
10V
ID (t)
DUT
VDS (t)
VDD
tp
Time
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms
DUT
+
VDS
_
IS
L
Driver
RG
VGS
VGS
( Driver )
Same Type
as DUT
VDD
• dv/dt controlled by RG
• IS controlled by pulse period
Gate Pulse Width
D = -------------------------Gate Pulse Period
10V
IFM , Body Diode Forward Current
IS
( DUT )
di/dt
IRM
Body Diode Reverse Current
VDS
( DUT )
Body Diode Recovery dv/dt
Vf
VDD
Body Diode
Forward Voltage Drop
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Package Dimension
{vTY\YhG
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡
HRLD150N10K_HRLU150N10K
Package Dimension
7.0 ρ 0.1 / 9.5 ρ 0.2
{vTY\XhG
క͑΄Ͷ;ͺ͹΀Έ͑΃Ͷ·͟Ͳ͢͝΄ΖΡ͑ͣͦ͑͢͡