10Gbps Active Optical Cable

40 Gbps
QSFP+ ACTIVE OPTICAL CABLE ASSEMBLY
User Manual
Covering:
QSFPO -40G Series
November 2012
Product Specification
COPYRIGHTS, TRADEMARKS and PATENTS
Product names used herein are trademarks of their respective
owners. All information and material in this publication are
property of Samtec, Inc. All related rights are reserved. Samtec,
Inc. does not authorize customers to make copies of the content
for any use.
Terms of Use
Use of this publication is limited to viewing the pages for
evaluation or purchase. No permission is granted to the user to
copy, print, distribute, transmit, display in public, or modify the
contents of this document in any way.
Disclaimer
The information in this publication may change without notice. All
materials published here are “As Is” and without implied or express
warranties. Samtec, Inc. does not warrant that this publication will
be without error, or that defects will be corrected. Samtec, Inc.
makes every effort to present our customers an excellent and
useful publication, but we do not warrant or represent the use of
the material here in terms of their accuracy, reliability or otherwise.
Therefore, you agree that all access and use of this publication’s
content is at your own risk.
NEITHER SAMTEC, INC. NOR ANY PARTY INVOLVED IN CREATING,
PRODUCING, OR DELIVERING THIS PUBLICATION SHALL BE LIABLE
FOR ANY DIRECT, INCIDENTAL, CONSEQUENTIAL, INDIRECT, OR
PUNITIVE DAMAGES ARISING OUT OF YOUR ACCESS, USE OR
INABILITY TO ACCESS OR USE THIS PUBLICATION, OR ANY ERRORS
OR OMISSIONS IN ITS CONTENT.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 1 of 31
Product Specification
TABLE OF CONTENTS
INTRODUCTION
QSFPO-40G Series
4
Product Features
5
Applications
5
FUNCTIONAL DESCRIPTION
Transmitter Block
6
Receiver Block
7
Management Interface
7
SPECIFICATIONS
Electrical Characteristics
8
Interfaces
Control Interface
11
2-Wire Serial Interface
12
Control, Status and Monitor Interface ............................................................13
INITIALIZATION PROCEDURE
Memory Map
Interface EEPROM Virtual Address
14
SFF Memory Map
15
Page 00, Lower Memory
16
Page 00, Upper Memory................................................................................17
Notes to Page 00 Implementation ..................................................................18
Page 02 .........................................................................................................18
Page 03 .........................................................................................................18
Output Voltage and Pre-emphasis Settings ...................................................19
MODIFIYING MEMORY MAP & INTERNAL SETTINGS
Software Tool & Hardware Requirements
22
Installing & Connecting the Hardware ......................................................................23
Installing & Running the QSFPsend & Utility ............................................................23
Syntax .....................................................................................................................24
Common Examples .................................................................................................25
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 2 of 31
Product Specification
INTERFACE
Electrical ..................................................................................................................27
MECHANICAL CHARACTERISTICS
Connector Dimensions
28
TECHNICAL INFORMATION
Regulatory and Compliance
29
Ordering Information & Technical Support
30
Definitions
30
Reference Documents
30
Notice ......................................................................................................................31
Warning ...................................................................................................................31
Revision History ......................................................................................................31
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 3 of 31
Product Specification
INTRODUCTION
QSFPO-40G Series
The QSFPO-40G AOC is a 4-channel active optical cable assembly for QSFP+
applications that is designed to meet the QSFP+ 10Gbs x4 Pluggable Transceiver SFF8436 specification. This full-duplex optical assembly offers 4 independent transmit
and receive channels, each capable of 10Gbps for an aggregate bandwidth of 40Gbps.
The cable uses standard multimode fiber cable carrying a nominal wavelength of
850nm. The electrical interface is a standard QSFP+ 38 contact edge type connector
and is electrically compliant with the SFI+ and PPI interface supporting Infiniband,
Ethernet, Fiber Channel and other protocols. The connector is hot pluggable and
provides I2C serial access via an on-board microcontroller.
Figure 1: QSFPO Active Optical Cable
The QSFPO comes pre-tested and can be used as a direct replacement for traditional
copper cables but with the added benefit of a lighter weight and smaller diameter
solution for cable lengths from 1 to 100 meters. It can also be used to replace a pair
of transceivers proving equivalent performance at a lower cost.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 4 of 31
Product Specification
Product Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
4 high-speed full duplex channels
40Gbs QSFP+ compatible
SFI and PPI electrical interface compliant
Supports Ethernet 40 GbE
Supports Ethernet 10 GbE
Supports Infiniband QDR, DDR, and SDR
Infiniband Approved Integrators List
Cable lengths from 1 to 100 meters
Small 3mm diameter fiber cable
Low power consumption: 0.6W typical at room temperature, 0.8W typical at 75°C
Bit Error Rate better than 10-15 (100m cable length)
0 to 70°C Operating case temperature range
Proven high reliability 850nm VCSEL technology
Two Wire Serial (TWS) interface with maskable interrupt
Applications
The QSFPO-40G active optical cable complies with the standard for Infiniband QDR
and Ethernet 40 GbE (40 Gigabit Ethernet) applications and is listed on the
Infiniband Trade Association’s Approved Integrators List for lengths from 1 to 100
meters.
The cable ends are electrically compliant with the SFI+ and PPI interface and capable
of supporting Infiniband, Ethernet, as well as Fiber Channel and other protocols. The
cable is hot pluggable, and provides a standard I2C serial digital control interface via
an on‐board micro‐controller.
The QSFPO-40G active optical cable assembly is ideal for High Performance
Computing, Data Center, Storage Area Network, Telecom Switched Network, and is a
direct replacement for copper cables where bandwidth, distance and/or cable
density needs to be optimized.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 5 of 31
Product Specification
FUNCTIONAL DESCRIPTION
The QSFPO AOC has a miniature optical engine embedded into each end of the cable
assembly. The engines interconnect 4 independent transmit / receive lanes. An on
board micro-controller provides control, diagnostic and monitoring for the cable
functions, as well as the external I2C serial communication interface.
A functional block diagram of the engine is shown in Figure 2. The transmitter
section consists of a 4-channel VCSEL (Vertical Cavity Surface Emitting Laser) array, a
4-channel input buffer and laser driver. The receiver section consists of a 4-channel
PIN photodiode array, a 4-channel TIA array, and a 4-channel output buffer.
SCL
SDA
Electrical
interface
ModSelL
LPMode
Micro-controller
Optical
interface
ModPrsL
ResetL
Figure 2: Transceiver Functional Block Diagram
Transmitter Block
The optical transmit portion of the engine incorporates a 4-channel VCSEL (Vertical
Cavity Surface Emitting Laser) array, a 4-channel input buffer and laser driver,
diagnostic monitors, control and bias blocks. The transmit input buffer provides CML
compatible differential inputs presenting a nominal differential input impedance of
100 Ohms. AC coupling capacitors are located on the Optical Engine board and are
not required on the host board. An LVTTL compatible Two Wire Serial (or I2C)
interface is provided for module control and diagnostics. Status, alarm and fault
information are available via the TWS interface. To reduce the need for polling, a
hardware interrupt signal is provided to inform hosts of an assertion of an alarm,
Loss of Signal (LOS) and Transmitter (Tx) fault.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 6 of 31
Product Specification
Receiver Block
The optical receiver portion of the engine incorporates a 4-channel PIN photodiode
array, a 4-channel TIA array, a 4 channel output buffer, diagnostic monitors, control,
and bias blocks. The Receiver Output Buffer provides CML compatible differential
outputs for the high speed electrical interface presenting nominal single-ended
output impedances of 50 Ohms to AC ground and 100 Ohms differentially that
should be differentially terminated with 100 Ohms. AC coupling capacitors are
located on the Optical Engine and are not required on the host board.
Management Interface
The internal optical engine provides digital diagnostics and control/monitor
functions, as specified in SFF-8436. A micro-controller, which can be accessed
through the 2-wire interface, monitors and reports this information. The
functionality of the 2- wire interface is specified in the SFF-8436 specification.
The following Module and Channel digital diagnostic parameters are provided for
monitoring:
o Transceiver Temperature
o Transceiver Supply Voltage
Also, the module micro-controller will generate an Interrupt Flag, by asserting the
IntL signal, when an operational fault occurs. The host can identify the source of the
interrupt by reading the appropriate registers through the 2-wire interface. The
following Interrupt Flags are provided:
o Rx LOS - provided for each channel. This indicates that the optical power
input into the receiver has dropped below a minimum allowed value.
o Tx Fault - provided for each channel. This indicates that a fault condition
relating to either the laser, or one of the optical modulators, has occurred.
o Transceiver Temperature High and Low Alarm, and, High and Low Warning.
o Transceiver Supply Voltage High and Low Alarm, and, High and Low Warning.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 7 of 31
Product Specification
SPECIFICATIONS
Electrical Characteristics
The QSFP AOC’s maximum operating and storage conditions are shown in Table 1.
Any stress beyond these maximum ratings may result in permanent damage to the
device.
Table 1: Absolute Maximum Rating
Specifications
Symbol
Unit
Min
Max
Storage Temperature range
Tsto
°C
-40
85
Notes
Powered case temperature
Tcase
°C
0
70
Heat sink temperature
Operating Humidity
RH
%
5
90
Non-condensing
Supply voltage range
VCC1
V
0.5
4.0
Specifications listed in this documentation are only guaranteed when the QSFP AOC
is operated under the recommended operating conditions listed in Table 2.
Specifications
Table 2: Recommended Operating Conditions
Symbol
Unit
Min
Max
Operating case temperature
Tcase
°C
0
70
Power supply voltage
VCC1
V
3.15
3.45
DC common mode voltage
VCM
V
0
3.6
Gb/s
1
10.5
Data rate
Notes
Heat sink temperature
In addition to the recommended operating conditions, the power supply
requirements are shown in Table 3.
Specifications
Table 3: Power Supply Requirements
Symbol
Unit
Min
Max
3.15
3.45
Power supply voltage
VCC1
V
Power supply current
ICC1
mA
Power consumption
Power supply noise including ripple
W
mV
Notes
240 typical
1.0
0.8W typical
50
1 kHz to frequency of operation
measured at Vcc host
The QSFP+ specification recommends the use of a host board power supply filter to
reduce power supply noise. The recommended power supply filter is shown in Figure 2.
Figure 2: QSFP+ Filtering Scheme
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 8 of 31
Product Specification
The QSFP AOC is designed to work with QSFP+ compliant sockets. The electrical
requirements for input signal into the AOC are defined for the transmit side in Table
4 and for the receive side in Table 5.
Table 4: AOC Electrical Input Requirements
Specifications
Symbol
Data Rate Per Channel
Differential Input Amplitude
VDI
Single Ended Voltage Tolerance
AC Common Mode Voltage
Unit
Min
Max
Gb/s
0.001
10.5
mV
150
1600
V
-0.3
3.8
mV
15
SDD11
dB
Reflected Differential to Common
Mode Conversion
SCD11
dB
-10
TJ
UIp-p
0.28
Data Dependent Jitter
Data Dependent Pulse Width Shrinkage
Uncorrelated Jitter
See Note 1
DDJ
UIp-p
0.1
DDPWS
UIp-p
0.055
UJ
UIRMS
0.023
J2 Jitter Tolerance
J2
UI
0.17
J9 Jitter Tolerance
J9
UI
0.29
Eye Mask
Peak to peak differential
RMS
Differential Input S-Parameter
Total Jitter
Notes
See Note 2
10 MHz to 11.1 GHz
10 MHz to 11.1 GHz
Hit ratio = 5 x 10-5
Notes for Table 4:
1
Maximum SDD11 is defined by the formulae:
0.1 < f < 4.11
4.11 ≤ f <11.1
5.5
−6.3 + 13 log10 �  �
The worst case electrical input is defined by the eye mask:
95
0
-95
-350
Voltage (mV)
350
2
−12 + 2�
0.12
0.33
0.67
0.88
Normalised Time (UI)
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 9 of 31
Product Specification
Specifications
Symbol
Data Rate Per Channel
Termination Mismatch at 1MHz
∆ZM
Output AC Common Mode Voltage
Single Ended Output Voltage Tolerance
Differential Output Amplitude
VDO
Differential Output Amplitude in
squelched state
Differential Unsigned Amplitude
Unit
Min
Max
Gb/s
0.001
10.3125
%
15
mV
7.5
RMS
V
-0.3
3.8
mV
340
700
Peak to peak differential
50
Peak to peak differential
mV
Vdiffc
0.1
0.6
Common Mode Output Reflection
Coefficient
SCC22
dB
Differential Output S-Parameter
SDD22
dB
Output Transition Time
Tr, Tf
ps
ns
5
Total Jitter
TJ
UIp-p
0.7
Deterministic Jitter
DJ
Skew Between Channels
Notes
10 MHz to 11.1 GHz
See Note 1
10 MHz to 11.1 GHz
See Note 2
20% to 80%
28
UI
0.4
J2 Jitter
UIp-p
0.42
J9 Jitter
UIp-p
0.65
Eye Mask
See Note 3
Hit ratio = 5 x 10-5
Eye Mask
See Note 3
Hit ratio = 1 x 10-12
1 Maximum SCC22 is defined by the formulae:
0.1 < f < 2.5
2.5 ≤ f <11.1
−7 + 1.6
-3
2 Maximum SDD22 is defined by the formulae:
0.1 < f < 4.11
4.11 ≤ f <11.1
−12 + 2�
5.5
−6.3 + 13 log10 �  �
3 Two eye masks are specified, but are considered to be identical due to the
differences in the hit ratio:
Eye Mask for Hit Ratio = 1x10-5
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
Eye Mask for Hit Ratio = 1x10-12
page 10 of 31
Product Specification
Interfaces
Control Interface
As described in the QSFP standard, the electrical interface has the following low
speed signals for control and status: ModSelL, LPMode, ResetL, ModPrsL, IntL. Their
operation is described below:
ModSelL
LPMode
ResetL
ModPrsL
IntL
The ModSelL signal allows multiple QSFP+ modules to be
on a standard I2C serial control bus. By default, this pin is
held low by the host. In this state, the module will respond
to the I2C interface. When the ModSelL pin is pulled high
by the host, the module will not respond to or
acknowledge any I2C query or command.
Care must be taken to ensure that if the ModSelL pin is
used to toggle control of different modules, the assert and
deassert times must be taken into account to prevent
communication conflicts.
The LPMode pin is used by the host to set the maximum
power consumption by the module. This is intended to
protect hosts that are not designed to cool higher power
modules that draw more than 1.5W.
Since the power consumption of QSFPO-40G AOC is 0.8W
maximum, this pin is not used and the module is always in
a low power state.
The AOC can be reset to its default settings by pulling this
control pin to a low level for a period longer than the
minimum pulse length of the 2-wire serial interface. Whilst
in this reset state, host should disregard all status bits.
ModPrSL is used to indicate to the host that the connector
is populated by the AOC. In the absence of an AOC, this is
pulled up to the host Vcc. When the AOC is inserted, it
completes the path to ground through a resistor on the
host and pulls ModPrsL to a low state.
This control pin is used to indicate a possible module
operation fault or a status critical to the host system. The
IntL pin is an open collector output ad must be pulled to
the Host Vcc voltage on the Host board. When pulled
“low” by the AOC, the alarm is active and the AOC will
identify the source of the interrupt using the 2-wire serial
interface.
In addition, there is an industry standard two wire serial interface scaled for 3.3 volt
LVTTL. It is implemented as a slave device. Signal and timing characteristics are
further defined in the Section 0, below and also Section 0.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 11 of 31
Product Specification
2-Wire Serial Interface
Table 5 and Figure 3 show the 2-wire timing specifications as defined by SFF-8436.
Table 4
Table 5: Optical Engine 2-wire Timing Specifications
Parameter
Unit
Min
Typ
Max
Clock Frequency
fSCL
KHz
0
400
400
Clock Pulse Width Low
tLOW
µs
1.3
Clock Pulse Width High
Time bus free before
new transmission can
start
START Hold Time
tHIGH
µs
0.6
tBUF
µs
20
tHD,STA
µs
0.6
START Set-up Time
tSU,STA
µs
0.6
Data In Hold Time
tHD,DAT
us
0
Data In Set-up Time
Input Rise Time
(400kHz)
tSU,DAT
µs
0.1
tR,400
ns
300
Input Fall Time (400kHz)
tF,400
ns
300
STOP Set-up Time
tSU,STO
µs
0.6
ModSelL Setup Time
HOST_select_setup
ms
2
ModSelL Hold Time
Host_select_hold
µs
10
Deselect_abort
ms
2
Abort Sequence – Bus
Release
Symbol
Conditions
Between STOP and START
From VIL,MAX-0.15 to VIH,MIN +
0.15
From VIL,MAX-0.15 to VIH,MIN +
0.15
Setup time on the select lines
before start of a host
initiated serial bus sequence
Delay from completion of a
serial bus sequence to
changes of module select
status
Delay from a host deasserting ModSelL (at any
point in a bus sequence), to
the module releasing SCL and
SDA
Figure 3: 2-Wire Timing Diagram (per SFF-8436)
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 12 of 31
Product Specification
Control, Status and Monitor Interface
Table 7 and Table 8 provide the specifications of the control, status and monitoring
interface.
Table 7: I/O Timing for Control, Status and Monitoring
Specifications
Symbol
Unit
Min
Max
Notes
Time from power on, hot plug or rising edge of
reset until the module is fully functional.
A reset is generated by a low level longer than
Reset init assert time
tRESET_INIT
μs
2.5
the minimum reset pulse time present on the
ResetL pin
Time from power on 2 until module responds to
Serial bus hardware ready
tSERIAL
ms
2000
data transmission over the 2-wire serial bus
Time from power on2 to data not ready, bit 0 of
Monitor data ready time
tDATA
ms
2000
Byte 2, de-asserted and IntL asserted
Time from rising edge on the ResetL pin until the
Reset assert time
tRESET
ms
2000
module is fully functional3
Time from occurrence of condition triggering
IntL assert time
tON_INTL
ms
200
IntL until Vout:IntL = Vol
Time from clear on read4 operation of associated
flag until Vout:IntL = Voh. This includes de-assert
IntL de-assert time
tOFF_INTL
μs
500
times for Rx LOS, Tx Fault
and other flag bits.
Time from Rx LOS state to Rx LOS bit set (value =
Rx LOS assert time
tON_LOS
ms
100
1b) and IntL asserted
Time from Tx Fault state to Tx Fault bit set (value
Tx fault assert time
tON_TXFAULT
ms
200
= 1b) and IntL asserted
Time from occurrence of condition triggering flag
Flag assert time
tON_FLAG
ms
200
to associated flag bit set (value = 1b) and IntL
asserted
Time from mask bit set (value = 1b)1 until
Mask assert time
tON_MASK
ms
100
associated IntL assertion is inhibited
Time from mask bit cleared (value = 0b)1 until
Mask de-assert time
tOFF_MASK
ms
100
associated IntlL operation resumes
Time from change of state of Application or Rate
Application or rate select
Select bit1 until transmitter or receiver
ms
100
tRATE_SEL
change time
bandwidth is in conformance with appropriate
specification
Power over-ride or power
Time from P_Down bit set (value = 1b)1 until
tON_PDOWN
ms
100
set assert time
module power consumption enters Power Level1
Power over-ride or power
Time from P_Down bit cleared (value = 0b)1 until
tOFF_PDOWN
ms
300
set de-assert time
the module is fully functional3
Note 1. Measured from falling clock edge after stop bit of write transaction
Note 2. Power is defined as the instant when supply voltages reach and remain at or above the minimum level specified in
Table 3
Note 3. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 de-asserted. The module should
also meet electrical specifications.
Note 4. Measured from falling edge after stop bit of read transaction.
Initialization time
tINIT
ms
2000
Specifications
Symbol
Unit
Rx squelch assert time
tON_RXSQ
μs
80
Rx squelch de-assert time
tOFF_RXSQ
μs
80
Table 8: I/O Timing for Squelch
Min
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
Max
Notes
Time from loss of Rx input signal until the
squelched output condition is reached.
Time from resumption of Rx input signals until
normal Rx output condition is reached.
page 13 of 31
Product Specification
INITILIZATION PROCEDURE
Memory Map
Introduction – EEPROM Virtual Addressing
The SFF-8436 specification calls for a list of cable parameters to be readable through
an I2C interface, commonly referred as the “EEPROM” parameters. When the first
standard revision was written, all the parameters were static, and they were actually
stored in an on-board EEPROM. As revisions evolved, some of the fields became
dynamic (such as temperature or optical power readings), while others (such as
interrupts and alarms) became Read/Write (R/W). As a result, an EEPROM based
implementation did not suffice anymore, although the term is still used to refer to
the Memory Map. We will refer to this as the “SFF Memory Map”.
Consequently, the Samtec current implementation, although referred to as an
“EEPROM map”, does not using an actual direct EEPROM read or write. Instead,
each I2C read or write request is interpreted by the embedded microprocessor in
the optical engine. The microprocessor then reads or stores data which could come
from / go to different sources:
o The processor’s own internal EEPROM
o The processor’s static, dynamic RAM or register memory
o Sensors or internal chipset readings
o Internal processor calculations or registers
An important consequence is that EEPROM byte addresses used in I2C requests are
virtual – they will not always correspond to the physical address in the processor
internal EEPROM, or might not have a physical EEPROM location at all.
This is invisible to the end user, who just reads and writes to the I2C as if it were an
actual EEPROM according to the standard SFF memory map. The processor will take
care of fetching and writing the data internally from/to the correct physical location.
Instructions for modifying the EEPROM map can be found in Section 0.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 14 of 31
Product Specification
SFF Memory Map
The structure of the SFF Memory Map as defined by SFF-8436 rev. 3.8 is shown in
Figure 3.
For historical reasons, the SFF memory map is somewhat contrived. It is divided into
lower and upper memory:
The lower memory is a block or “page” of 128 bytes, and its bytes address are
numbered 0 to 127.
The upper memory is itself divided in four pages, numbered page 0 to page 3 Each
Page is also 128 bytes long block, but with byte addresses numbered 128-255 for
each page.
All QSFP+ are hard-wired at I2C device address A0h. The lower page is accessed by
using the A0h address as device address, and the 0 to 127 address as the byte
address.
Upper pages are accessed by first writing the desired page number at byte in
address 127 (Page Select Byte). Any subsequent byte read or write request in the
address range 128-255 will be done from/to the page that has been specified in the
Page Select Byte. Samtec AOCs do not use Page 02
Figure 3: Structure of the SFF Memory Map (from the SFF specification)
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 15 of 31
Product Specification
Below is a summary description of the memory pages. For more details, see pages
16-18 of this product specification:
• Lower memory, Page 00, bytes 0-127: contains status, interrupt and monitoring
information.
• Page 00, bytes 128-255: contains standardized Read-Only information for the
end-user. The data is physically mapped to the microprocessor internal EEPROM
bytes 128-255.
• Page 01, bytes 128-255 is optional and not supported in the Samtec AOC.
• Page 02, bytes 128-255 is available for the user to store and read his own data.
• Page 03, bytes 128-255 contains module thresholds, channel thresholds and
masks, and optional channel controls.
Page 00, Lower Memory
Many of the lower memory bytes are optional or not applicable to an AOC
implementation. Table 6 lists the bytes and corresponding features supported in our
implementation. Full details about the bit fields and usage can be found in the SFF8436 specification.
Table 6: Supported Page 00 Lower Memory Fields
Page 00 Byte #
Description
Default
Value
0
Identifier
OD
2
Status – Flat or paged memory
0
3
Interrupt Flags – LOS
4
Interrupt Flags – Tx Fault
6
Interrupt Flags – Temp Alarm
7
Interrupt Flags – Voltage Alarm
22
Module Monitors – Temperature MSB
23
Module Monitors – Temperature LSB
26
Module Monitors – Supply Voltage MSB
27
Module Monitors – Supply Voltage LSB
86
Control – Transmitter Disable
93
Low Power Control
100
Interrupt Masks – Tx LOS Mask
0
101
Interrupt Mask s – Tx Fault Mask
0
103
Interrupt Masks – Temperature Fault Mask
0
104
Interrupt Masks – Voltage Fault Mask
0
119
Password Change Entry Data
120
Password Change Entry Data
121
Password Change Entry Data
122
Password Change Entry Data
123
Password Entry Area
124
Password Entry Area
125
Password Entry Area
126
Password Entry Area
127
Page Select Byte
1
Rx only. Tx LOS not supported
2
The engine always runs in low power mode, writing to this register has no effect
3
User settable password protection of page 02 not supported
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
Read-only /
Read-Write
RO
RO
R0
RO
RO
RO
RO
RO
RO
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Notes
1
2
3
3
3
3
3
3
3
3
page 16 of 31
Product Specification
Page 00, Upper Memory
The values for the Page 00 Upper Memory bytes are shown in Table. Default factoryprogrammed values for Infiniband are shown. Fields that are adjusted at
manufacturing time are bolded. Please contact Samtec for alternate default
configurations.
Table 10: Page 00 Upper Memory Fields (factory default, Infiniband)
Byte #
Bit(s)
128
129
7:0
7:6
130
140
142
143
144
145
146
7:0
7:0
7:0
7:0
7:0
7:0
7:0
147
148-163
164
7:4
Description
165-167
168-183
184-185
186
187
188
189
190
191
193
194
194
194
194
195
195
195
7:0
7:0
7:0
7:0
7:0
7:0
0
3
2
1
0
7
6
4
195
195
196-211
3
1
All
Identifier
Extended identifier values, power
class
Connector
Nominal BR
Cable length (SM fiber)
Cable length (OM3 fiber)
Cable length (OM2 fiber)
Cable length (OM1 fiber)
Link length for copper or active
cable
Transmitter technology
Vendor name
Extended module codes (InfiniBand
data rates)
Vendor OUI
Vendor part number
Vendor revision
wavelength (fiber)
wavelength (fiber)
wavelength tolerance
wavelength tolerance
Max case temp
Check sum
RX output amplitude programming
RX squelch disable implemented
RX output disable capable
TX squelch disable implemented
TX squelch implemented
Memory page 02 provided
Memory page 01 provided
TX disable implemented (also
disables serial output)
TX fault reporting implemented
LOS and reporting implemented
Vendor serial number
212-217
218-219
223
224-255
All
All
7:0
All
Date code
Lot code
Check sum
Vendor specific information
3:0
Value
Notes
0Dh
00
23h
64h
0
0
0
0
Power Class 1 Module (
1.5W max)
AOC has no optical connector
Nominal Bit Rate = 10,000 Mbs
Not Applicable
Not Applicable
Not Applicable
Not Applicable
*
Cable Dependent, units of 1m
0000
Samtec Inc
00111b
04C880h
QSFPO
0
42h
68h
0Fh
A0h
70
178
0
0
1
0
0
1
0
1
1
0
****************
******
00
42
FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
FFFFFFFFFFFFFFFFFFFFFFFFFFF0001
10
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
850 nm VCSEL
SDR, DDR & QDR
Wavelength = 850nm
Wavelength = 850nm
Wavelength Tolerance = 20nm
Wavelength Tolerance = 20nm
Max Temp Case = 70C
Recalculated checksum
Not Implemented
Not Implemented
RX output disable capable
Not Implemented
Not Implemented
Memory Provided
Not Implemented
TX disable implemented
TX fault reporting implemented
Not Implemented
Cable Dependent
YYMMDD
Optional
Recalculated checksum
page 17 of 31
Product Specification
Notes to Page 00 Implementation
Please see Table 11 for further clarifications of our implementation some Page 00
fields.
Table 11: Notes to the Memory Map Implementation
Type
of
Parameter
Address
Page
Byte
Name
Notes
Interrupt flag
00
3
Tx_LOS
Not Provided
Interrupt Flag
Channel
Monitoring
Channel
Monitoring
Channel Mask
Optional Channel
Controls
00
9-10
L-Rx Power Alarm
Not Provided
00
34-41
Rx Input Power
Rx input power is not supported
00
42-49
Tx Bias
Tx bias monitoring is not supported
00
100[7:4]
M-Tx LOS
Tx LOS is not supported
03
241[3:0]
Tx SQ Disable
Tx squelch is not supported
Page 02
Page 02, bytes 128-255 are provided for end-customer own use. The fields are
initialized to 0 at the factory.
Page 03
Table 7: Supported Page 03 Fields
Page 03 Byte #
Description
128
129
130
131
132
133
134
135
144
145
146
147
148
149
150
151
176
177
240
241
Temp High Alarm MSB
Temp High Alarm LSB
Temp Low Alarm MSB
Temp Low Alarm LSB
Temp High Warning MSB
Temp High Warning LSB
Temp Low Warning MSB
Temp Low Warning LSB
Vcc High Alarm MSB
Vcc High Alarm LSB
Vcc Low Alarm MSB
Vcc Low Alarm LSB
Vcc High Warning MSB
Vcc High Warning LSB
Vcc Low Warning MSB
Vcc Low Warning LSB
Rx Power High Alarm MSB
Rx Power High Alarm LSB
Squelch Disable
Rx Output Disable
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
Default
Value
75C
0C
70C
5C
3.465V
3.135V
3.3825V
3.2175V
Read-only / Read-Write
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R/W
R/W
page 18 of 31
Product Specification
Output Voltage and Pre-emphasis Settings
The Rx output amplitude swing and pre-emphasis is factory adjustable. Please
contact Samtec if amplitude and pre-emphasis values other than the default values
are required.
It is typically not recommended to change the default values. However, some
reasons for requesting factory adjustment of these parameters are:
Permanently disabling one or more channels
adjusting pre-emphasis and output swing for communication over nonstandard or difficult electrical channels
reducing output swing and pre-emphasis for power savings with wellbehaved channels.
Four output voltages amplitudes settings are available
0 mV (Rx channel permanently disabled)
317 mV
422 mV (factory default)
739 mV
Four pre-emphasis settings are available:
0 mV
125 mV (factory default)
175 mV
325 mV
Figure 4 and Figure 5 show typical received eyes for some combinations of
amplitude and pre-emphasis settings. The engines are shipped by default with
422mV amplitude / 125 mV pre-emphasis settings – these are highlighted.
In addition to changing the output eye, changing these settings also affect the power
consumption of the optical engine as shown on Table 13. Reducing voltage and preemphasis results in the lowest power consumption available, while larger voltage
and pre-emphasis might be used in special non-standard applications to overcome
poor electrical traces or provide more design margin at the expense of power
consumption.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 19 of 31
Product Specification
Figure 4: Typical output eyes, 422 mV amplitude settings
Top: 0 and 125 mV pre-emphasis, Bottom: 175 and 325 mV pre-emphasis
Figure 5: Typical output eyes, 739 mV amplitude settings
Top: 0 and 125 mV pre-emphasis, Bottom: 175 and 325 mV pre-emphasis
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 20 of 31
Product Specification
Table 13: Typical Power Consumption vs. Rx settings
Rx Output Voltage
Swing Setting (mV)
Rx Output Preemphasis Setting (mV)
Typical Power
Consumption (mW)
317
0
590
317
125
740
317
175
770
317
325
850
422
0
620
422
125
770
422
175
800
422
325
890
739
0
710
739
125
860
739
175
890
739
325
980
Notes
Default Settings
The assemblies are shipped by default with 422mV amplitude / 125 mV preemphasis settings and lead to a 770 mW typical power dissipations. Please contact
Samtec if other defaults are desired.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 21 of 31
Product Specification
MODIFYING THE MEMORY MAP AND INTERNAL SETTINGS
A Windows based utility is available to edit the QSFPO-40G memory map values as
well as modify and read various factory-only internal settings. This software utility is
called, QSFPsende.exe.
Software Tool and Hardware Requirements
The following are required to run the QSFPSend application
Windows computer
Total Phase Aardvark I2C/SCPI Interface (TP240141) 1
http://www.totalphase.com/products/aardvark_i2cspi/
Total Phase 10-pin split cable (TP249212 or TP240411)
http://www.totalphase.com/categories/accessory/
3.3V power supply
Programming cable connecting the QSFP AOC edge connector to the power
supply and Aardvark. This test cable should be wired as in Figure 4.
Figure 4: QSFP programming cable
1
At this time, the Aardvark USB to I2C interface is the only supported hardware
device for accessing the I2C bus via the QSFPsend utility.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 22 of 31
Product Specification
Installing and Connecting the Hardware
Install the Aardvark software per manufacturer instructions.
Connect the USB side of the Aardvark to the USB port of the computer
Connect the data side of the breakout cable to the I2C outputs of the Aardvark
Connect the 3.3V power supply to the power input in the breakout cable
Connect the QSFPO-40G AOC to the QSFP end of the breakout cable
Your setup should be as in Figure 5.
Figure 5: QSFPO-40G Programming Setup
Installing and Running the QSFPsend Utility
Copy the QSFPsend.exe program and the examples .csv command files to an easily
accessible location on your hard disk (the following example assumes they are put in
C:\Test\)
QSFPsend.exe is a simple command line program to read and write QSFP mapped
registers and the internal EEPROM used to control the device. It is run by typing a
command looking generically like
QSFPsend <filename>
Where <filename.csv> is a comma delimited file containing the data to be read or
edited in the memory map. Detail of the syntax of the CSV files and common
examples are given below. Example .csv files are provided with the software.
Open a command window (go to start, run…, type “cmd”). Navigate to the directory
where you installed by typing:
cd C:\Test
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 23 of 31
Product Specification
Type the following command:
QSFPsend ReadVendorPN.csv
You should get the following output reading the part number field.
Figure 6: Sample Output from QSFPsend
Note that the QSFP’s firmware version must be version 0.1.14 or higher to read and
write the EEPROM using QSFPsend. When QSFPsend is run, it outputs the firmware
version as shown in Figure 6.
Syntax
The tool is launched by command line and takes a .csv data file as its argument,
using the following syntax:
WSFPsend [-l] [-r] [-c] filename.csv
Parameters
-l
-r
-c
filename.csv
Used only for reads. Prints in long form where every read byte resides on its
own line. This allows the parameters to be easily saved in a .csv file.
Used only for writes. Reads back the registers that were just written.
Used for both read and writes. Calculates the 2 check sums on Page00 and
writes them to their proper locations in EEPROM even if Page00 was not
accessed.
A comma delineated file detailing the parameters to read or write. The
format of this field is described below.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 24 of 31
Product Specification
Common Examples
The following are examples of .csv files to perform the most common tasks (each
example starts with ‘#’ describing the action to be performed and consists of 3-18
lines):
#set Cable Length to 10m
16,ab,94
0a
#set Vendor Name to ‘Samtec Inc. ’
16,ab,92
0a
61
6d
74
65
63
20
49
6e
63
2e
20
20
20
20
20
#set Vendor OUI to ‘04c880h’
16,ab,a5
04
C8
80
#set Cable Part Number to ‘1234567890 ’
16,ab,a8
31
32
33
34
35
36
37
38
39
30
20
20
20
20
20
20
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 25 of 31
Product Specification
#set Part Number Revision to ‘-1’
16,ab,a8
2d
31
#set Cable Serial Number to ‘0246813579 ’
16,ab,c4
30
32
34
36
38
31
33
35
37
39
20
20
20
20
20
20
#set Date Code to 4July2011
16,ab,d4
31
31
30
37
30
34
#set Lot Code to ‘01’
16,ab,da
30
31
#set Output Amplitude=422mV and pre-emphasis=125mV
16,ab,6
00
55
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 26 of 31
Product Specification
INTERFACE
Electrical
Figure 6 shows the contact numbering for the assembly connector. The diagram
shows the module from the bottom view. There are 38 pins intended for high speed
low speed signals, power and ground connections. These pins are described in Table 8.
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Logic
CML-I
CML-I
CML-I
CML-I
LVTLL-I
LVTLL-I
LVCMOS-I/O
LVCMOS-I/O
CML-O
CML-O
16
Symbol
GND
Tx2n
Tx2p
GND
Tx4n
Tx4p
GND
ModSelL
ResetL
Vcc Rx
SCL
SDA
GND
Rx3p
Rx3n
GND
17
18
19
20
21
22
23
24
25
26
27
LVTLL-O
Rx1p
Rx1n
GND
GND
Rx2n
Rx2p
GND
Rx4n
Rx4p
GND
ModPrsL
28
LVTLL-O
IntL
29
30
31
32
CML-O
CML-O
CML-O
CML-O
CML-O
CML-O
LVTLL-I
Vcc Tx
Vcc1
LPMode
GND
Description
Ground
Transmitter Inverted Data Input
Transmitter Non-Inverted Data Input
Ground
Transmitter Inverted Data Input
Transmitter Non-Inverted Data Input
Ground
Module Select
Module Reset
+3.3V Power Supply Receiver
2 wire serial interface clock
2 wire serial interface data
Ground
Receiver Non-Inverted Data Output
Receiver Inverted Data Output
Plug
Sequence
1
3
3
1
3
3
1
3
3
2
3
3
1
3
3
Ground
1
Receiver Non-Inverted Data Output
Receiver Inverted Data Output
Ground
Ground
Receiver Inverted Data Output
Receiver Non-Inverted Data Output
Ground
Receiver Inverted Data Output
Receiver Non-Inverted Data Output
Ground
Module Present
3
3
1
1
3
3
1
3
3
1
3
Interrupt
3
+3.3V Power supply transmitter
+3.3V Power supply
Low Power mode
Ground
2
2
3
1
33
CML-I
Tx3p
Transmitter Non-Inverted Data Input
3
34
CML-I
Tx3n
Transmitter Inverted Data Input
3
GND
Ground
1
36
CML-I
Tx1p
Transmitter Non-Inverted Data Input
3
37
CML-I
T1xn
Transmitter Inverted Data Input
3
35
Note
1
1
1
2
1
1
1
1
1
1
2
2
1
1
38
GND
Ground
1
1
Note 1. GND is the symbol for signal and supply (power) common for the Optical Engine. All are common within the
Optical Engine and all module voltages are referenced to this potential unless otherwise noted. Connect these
directly to the host board signal common ground plane.
Note 2. Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently.
Requirements defined for the host side of the Host Edge Card Connector are listed in Table 3. The connector pins are
each rated for a maximum current of 500mA.
Table 8: Edge Connector Pin Descriptions
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 27 of 31
Product Specification
Top Side
Bottom Side
Viewed from Top
Viewed from Bottom
Figure 6: Edge Connector Pinout
MECHANICAL CHARACTERISTICS
Connector Dimensions
Figure 7: Connector Dimensions
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 28 of 31
Product Specification
TECHNICAL INFORMATION
Regulatory & Compliance
Table 15: Regulatory and Compliance
Feature
Electrostatic Discharge (ESD) to the electrical
contact
Electrostatic Discharge (ESD) to module case
Electromagnetic Interference (EMI)
EMI Immunity
Laser eye safety
RoHS compliance
Test Method
Performance
JEDEC Human Body Model (HBM)
(JESD22-A114-B)
1kV
JEDEC Machine Model (MM)
(JESD22-A115-A)
Variation of IEC 61000-4-2
FCC part 15 CENELEC EN55022
(CISPR 22A) VCCI class1
Variation of IEC 61000-4-3
IEC 60825-1 amendment 2
CFR 21 section 1040
RoHS 6/6 directive 2002/95/EC
amendment 4054 (2005/747/EC)
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
TBD
15kV
TBD
10V/m, 80 – 1000Mz
Class 1M
page 29 of 31
Product Specification
Ordering Information and Technical Support
Part Number: QSFPO-40G-XXX.X-XX
Figure 8: QSFPO-40G AOC Part Numbering
Contact Samtec for Sales or Technical support.
1-800-SAMTEC-9
Optical Sales: (408) 406-4123
Technical Support: (302) 521-7798
Definitions
This document uses the following conditions:
All voltages are referred to GND unless otherwise specifically noted.
Currents are defined positive out of the pin.
Reference Documents
SFF-8436: QSFP specifications document
SFF-8431: SFF specifications document
Please see http://www.sffcommittee.org/ie/Specifications.html for the most recent
versions of these documents.
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 30 of 31
Product Specification
Notice
This document is made available subject to Samtec General Terms and Conditions
available at http://www.samtec.com and contains information about a product
which is currently under final development. The information contained in this
document is based on design targets, simulation results or early prototype test
results. Characteristics, data and other specifications are subject to change without
notice. Therefore the reader is cautioned that this datasheet is preliminary. The
reader is advised to obtain the most recent datasheet before considering any
purchase or use for design considerations.
Warning
Samtec products are not intended for use in life support applications and any such
use without written consent is therefore prohibited.
Revision History
Table 16: Revision History
Date
Rev. No.
Status
Comments
Author
12/14/2009
001
Draft
Initial Draft
ME
10/24/2010
002
Release
Preliminary Release
MV
06/20/2011
003
Release
New EEPROM section
MV
07/08/2011
004
Release
Update all sections
MV/BT
07/28/2011
005
Release
EEPROM Programming, new part number
MV/BT
01/05/2012
1.0
Draft
QSFPO-40G AOC Revision
MA
06/01/2012
1.1
Release
Conversion to Samtec format
KB
Approver
© 2011 Samtec, Inc. All rights reserved.
Information provided in this document is provided in connection with Samtec products. All information contained in
this document is subject to change without notice. Nothing in this document shall operate as an express or implied
license or indemnity under the intellectual property rights of Samtec or third parties. Except as provided in Samtec’s
Terms and Conditions of Sale for such products, Samtec assumes no liability whatsoever, and Samtec disclaims any
express or implied warranty, relating to sale and/or use of Samtec products including liability or warranties relating for
a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.
While the information contained herein is believed to be accurate, such information is preliminary, and should not be
relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are
made.
THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN “AS IS” BASIS. In no event shall
Samtec be liable for damages arising directly or indirectly from any use of the information contained in this
document.
Contact your Samtec sales representative to obtain the latest specifications before placing your product order.
Samtec Optical Group
440 North Wolfe Rd
Sunnyvale, CA 94085
1-800-SAMTEC-9
Sales: (408) 406-4123
Technical Support: (302) 521-7798
QSFPO-40G AOC Datasheet – Rev. 1.2 November 2012
page 31 of 31