FSQ110 Green Mode Fairchild Power Switch (FPS™) Features Description Internal Avalanche-Rugged 650V SenseFET The FSQ110 consists of an integrated, current-mode, Pulse Width Modulator (PWM) and an avalanche-rugged 650V SenseFET. It is specifically designed for highperformance off-line Switch-Mode Power Supplies (SMPS) with minimal external components. Consumes only 0.65W at 230 VAC & 0.3W Load with Burst-Mode Operation Precision Fixed Operating Frequency: 100kHz Internal Start-up Circuit and Built-in Soft-Start Pulse-by-Pulse Current Limiting and Auto-Restart Mode Over-Voltage Protection (OVP), Overload Protection (OLP), Internal Thermal Shutdown Function (TSD) Under-Voltage Lockout (UVLO) Low Operating Current: 3mA Adjustable Peak Current Limit The integrated PWM controller features include: a fixedfrequency generating oscillator, Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), an optimized gate turn-on/ turn-off driver, Thermal Shutdown (TSD) protection, and temperaturecompensated precision current sources for loop compensation and fault protection circuitry. Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSQ110 reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. These devices provide a basic platform that is well suited for the design of cost-effective flyback converters. Applications SMPS for STB, Low-cost DVD Related Application Notes AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™) AN-4137: Design Guidelines for Off-line Flyback 8-DIP Converters Using Fairchild Power Switch (FPS™) AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications AN-4147: Design Guidelines for RCD Snubber of Flyback Ordering Information Product Number Package Marking Code BVDSS fOSC RDS(ON) (MAX.) FSQ110 8DIP Q110 650V 100kHz 19Ω All package are lead free per JEDEC: J-STD-020B standard. FPSTM is a trademark of Fairchild Semiconductor Corporation. © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com FSQ110 — Green Mode Fairchild Power Switch (FPS™) November 2007 AC IN DC OUT Vstr IPK Drain PWM VCC FB GND FSQ0x70RNA Rev. 1.01 Figure 1. Typical Flyback Application Output Power Table(1) 230VAC ±15%(2) Product Adapter FSQ110 (3) 85–265VAC (4) (3) Open Frame 11W Open Frame(4) Adapter 17W 8W 12W Notes: 1. The maximum output power can be limited by junction temperature. 2. 230 VAC or 100/115 VAC with doubler. 3. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink, at 50°C ambient. 4. Maximum practical continuous power in an open-frame design with sufficient drain pattern as a heat sink, at 50°C ambient. Internal Block Diagram VCC Vstr 2 5 Drain 6,7,8 ICH 8V/12V VCC good VCC Internal Bias Vref VBURL/VBURH VCC OSC IDELAY IFB Normal FB 3 2.5R PWM R IPK 4 S Q R Q Gate Driver Burst LEB VSD VCC 1 S Q R Q GND Vovp VCC good TSD Soft-Start FSQ110 Rev. 1.00 Figure 2. Internal Block Diagram © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 2 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Application Diagram D GND VCC D 8-DIP FB D IPK Vstr FSQ110 Figure 3. Pin Configuration (Top View) Pin Definitions Pin # Name 1 GND Ground. SenseFET source terminal on primary side and internal control ground. VCC Power Supply. Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (Vstr) via an internal switch during start-up (see Figure 2). It is not until VCC reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding. FB Feedback. The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. A feedback voltage of 6V triggers overload protection (OLP). A time delay while charging external capacitor CFB from 3V to 6V using an internal 5µA current source delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions. 4 IPK Peak Current Limit. This pin adjusts the peak current limit of the SenseFET. The 0.9mA feedback current source is diverted to the parallel combination of an internal 2.8kΩ resistor and any external resistor to GND on this pin. This determines the peak current limit. If this pin is tied to VCC or left floating, the typical peak current limit is 0.7A. 5 Vstr Start-up. This pin connects to the rectified AC line voltage source. At start-up, the internal switch supplies internal bias and charges an external storage capacitor placed between the VCC pin and ground. Once the VCC reaches 12V, the internal switch is opened. 6 D SenseFET Drain. High-voltage power SenseFET drain connection. 7 D SenseFET Drain. High-voltage power SenseFET drain connection. 8 D SenseFET Drain. High-voltage power SenseFET drain connection. 2 3 Description © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 3 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Pin Configuration Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. TA = 25°C, unless otherwise specified. Symbol VDRAIN VSTR IDM Value Unit Drain Pin Voltage Characteristic 650 V Vstr Pin Voltage 650 V 1.5 A Drain Current Pulsed(5) EAS Single Pulsed Avalanche VCC Supply Voltage VFB Feedback Voltage Range PD Total Power Dissipation TJ TA TSTG Energy(6) 10 mJ 20 V -0.3 to VCC V 1.40 W Operating Junction Temperature Internally limited °C Operating Ambient Temperature -25 to +85 °C Storage Temperature -55 to +150 °C Notes: 5. Repetitive rating: Pulse width is limited by maximum junction temperature. 6. L = 24mH, starting TJ = 25°C. Thermal Impedance TA = 25°C, unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10 (DIP). Symbol θJA θJC Parameter Junction-to-Ambient Thermal Junction-to-Case Thermal Resistance(7) Resistance(8) Value Unit 88.84 °C/W 13.94 °C/W Notes: 7. Free standing with no heatsink; without copper clad. (Measurement Condition - Just before junction temperature TJ enters into OTP.) 8. Measured on the DRAIN pin close to plastic interface. © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 4 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Absolute Maximum Ratings TA = 25°C unless otherwise specified. Symbol SenseFET IDSS RDS(ON) Parameter Condition Min. Typ. Zero-Gate-Voltage Drain Current Drain-Source On-State Resistance(11) VDS = Max. Rating VGS = 0V 25 VDS = 0.8 Max. Rating VGS = 0V, TC = 125°C 200 VGS = 10V, ID = 0.5A 14 Input Capacitance COSS Output Capacitance CRSS Reverse Transfer Capacitance 3.8 td(on) Turn-On Delay Time 9.5 td(off) tf Unit μA CISS tr Max. Section(10) 19 Ω 162 VGS = 0V, VDS = 25V, f = 1MHz Rise Time 18 19 VDS = 325V, ID = 1A Turn-Off Delay Time pF ns 33 Fall Time 42 Control Section fOSC Switching Frequency ΔfOSC Switching Frequency DMAX Maximum Duty Cycle VSTART VSTOP IFB tS/S 92 -25°C ≤ TA ≤ 85°C Variation(10) UVLO Threshold Voltage Feedback Source Current Internal Soft-Start Time(10) 100 108 KHz ±5 ±10 % % Measured at 0.1 x VDS 55 60 65 VFB = GND 11 12 13 VFB = GND 7 8 9 VFB = GND 0.7 0.9 1.1 VFB = 4V 10 V mA ms Burst-Mode Section VBURH VBURL TJ = 25°C Burst-Mode Voltage VBUR(HYS) 0.5 0.6 0.7 V 0.3 0.4 0.5 V 100 200 300 mV 0.60 0.70 0.80 A Protection Section ILIM Peak Current Limit di/dt = 170mA/µs Current Limit Delay Time(10) TSD Thermal Shutdown Temperature(10) tCLD 600 ns 125 140 °C VSD Shutdown Feedback Voltage 5.5 6.0 6.5 V VOVP Over-Voltage Protection 18 19 20 V IDELAY Shutdown Delay Current 3.5 5.0 6.5 μA tLEB Leading-Edge Blanking Time VFB = 4V (10) 200 ns Total Device Section IOP Operating Supply Current (control part only) VCC = 14V 1 3 5 mA ICH Start-Up Charging Current VCC = 0V 0.70 0.85 1.00 mA Vstr Supply Voltage VCC = 0V 24 V VSTR Notes: 10. These parameters, although guaranteed, are not 100% tested in production. 11. Pulse test: Pulse width ≤ 300µs, duty ≤ 2%. 12. The ESD level of an existing product can be applied to FSQ110 because it has same ESD protection circuit. © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 5 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Electrical Characteristics 1.2 1.2 1.0 1.0 Normalized Normalized These characteristic graphs are normalized at TA= 25°C. 0.8 0.6 0.4 0.2 0.0 -25 0.8 0.6 0.4 0.2 0 25 50 75 100 125 0.0 -25 150 0 Temperature [°C] 1.0 1.0 Normalized Normalized 1.2 0.8 0.6 0.4 0.2 100 125 150 0.8 0.6 0.4 0.2 0 25 50 75 100 125 0.0 -25 150 0 Temperature [°C] 25 50 75 100 125 150 Temperature [°C] Figure 6. Maximum Duty Cycle (DMAX) vs. TA Figure 7. Operating Supply Current (IOP) vs. TA 1.2 1.2 1.0 1.0 Normalized Normalized 75 Figure 5. Over-Voltage Protection (VOVP) vs. TA 1.2 0.8 0.6 0.4 0.8 0.6 0.4 0.2 0.2 0.0 -25 50 Temperature [°C] Figure 4. Operating Frequency (fOSC) vs. TA 0.0 -25 25 0 25 50 75 100 125 0.0 -25 150 Figure 8. Start Threshold Voltage (VSTART) vs. TA © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 0 25 50 75 100 125 150 Temperature [°C] Temperature [°C] Figure 9. Stop Threshold Voltage (VSTOP) vs. TA www.fairchildsemi.com 6 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Typical Performance Characteristics (Control Part) 1.2 1.2 1.0 1.0 Normalized Normalized These characteristic graphs are normalized at TA= 25°C. 0.8 0.6 0.4 0.2 0.0 -25 0.8 0.6 0.4 0.2 0 25 50 75 100 125 0.0 -25 150 Temperature [°C] 0 25 50 75 100 125 150 Temperature [°C] Figure 10. Feedback Source Current (IFB) vs. TA Figure 11. Start-Up Charging Current (ICH) vs. TA 1.2 Normalized 1.0 0.8 0.6 0.4 0.2 0.0 -25 0 25 50 75 100 125 150 Temperature [°C] Figure 12. Peak Current Limit (ILIM) vs. TA © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 7 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Typical Performance Characteristics (Continued) 1. Startup: In previous generations of Fairchild Power Switches (FPS™), the Vstr pin required an external resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal highvoltage current source and a switch that shuts off 10ms after the supply voltage, VCC, goes above 12V. The source turns back on if VCC drops below 8V. 4. Protection Circuits: The FPS has several protective functions, such as Overload Protection (OLP), OverVoltage Protection (OVP), Under-Voltage Lockout (UVLO), and Thermal Shutdown (TSD). Because these protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes VCC to fall. When VCC reaches the UVLO stop voltage, VSTOP (typically 8V), the protection is reset and the internal high-voltage current source charges the VCC capacitor via the Vstr pin. When VCC reaches the UVLO start voltage, VSTART (typically 12V), the FPS resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. VIN,dc ISTR Vstr Vcc<8V UVLO on Vcc J-FET ICH 10ms after Vcc≥ 12V UVLO off FSQ100 Rev. 1.00 4.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the OLP circuit can be activated during the load transition. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation. In conjunction with the IPK current limit pin (if used), the current mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (VO) decreases below nominal voltage. This reduces the current through the opto-coupler LED, which also reduces the optocoupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 3V, the feedback input diode is blocked and the 5µA current source (IDELAY) starts to slowly charge CFB up to VCC. In this condition, VFB increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 15. The shutdown delay time is the time required to charge CFB from 3V to 6V with 5µA current source. Figure 13. High-Voltage Current Source 2. Feedback Control: The FSQ110 employs currentmode control as shown in Figure 14. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the Rsense resistor of SenseFET, plus an offset voltage, makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage VFB is pulled down and thereby reduces the duty cycle. This typically happens when the input voltage increases or the output load decreases. V CC V CC 5μA 900μA FB VO 3 C FB OSC + V FB D1 D2 2.5R V FB,in Gate driver R 431 OLP FSQ110Rev. 1.00 V SD VFB FSQ110 Rev.00 Overload Protection Figure 14. Pulse Width Modulation Circuit 6V 3. Leading-Edge Blanking (LEB): When the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the Rsense resistor leads to incorrect feedback operation in the currentmode PWM control. To counter this effect, the FPS employs a Leading-Edge Blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (tLEB) after the SenseFET is turned on. © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 3V t12= CFB× (V(t2)-V(t1)) / IDELAY t1 t12 = CFB t2 V ( t 2 ) − V ( t1 ) ; I DELAY t IDELAY = 5 μ A, V ( t1 ) = 3V , V ( t 2 ) = 6V Figure 15. Overload Protection (OLP) www.fairchildsemi.com 8 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Functional Description burst-mode when the feedback voltage drops below VBURH (typically 600mV). Switching continues until the feedback voltage drops below VBURL (typically 400mV). At this point, switching stops and the output voltage starts to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes VBURH, switching resumes. The feedback voltage then falls and the process is repeated. Burstmode operation alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode. 4.3 Over-Voltage Protection (OVP): In the event of a malfunction in the secondary-side feedback circuit or an open-feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (see Figure 14). VFB climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OverVoltage Protection (OVP) circuit is employed. In general, VCC is proportional to the output voltage and the FPS uses VCC instead of directly monitoring the output voltage. If VCC exceeds 19V, the OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, VCC should be designed to be below 19V. Burst Operation Burst Operation Normal Operation VFB VBURH VBURL Current Waveform Switching OFF FSQ110 Rev.00 Switching OFF Figure 17. Burst Operation Function 5. Soft-Start: The FPS has an internal soft-start circuit that slowly increases the SenseFET current after startup, as shown in Figure 16. The typical soft-start time is 10ms, where progressive increments of the SenseFET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This also helps prevent transformer saturation and reduces the stress on the secondary diode during startup. 7. Adjusting Peak Current Limit: As shown in Figure 18, a combined 2.8kΩ internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the 2.8kΩ when the internal diodes are biased by the main current source of 900µA. V CC V CC 5μA IDELAY V FB 900 μ A IFB 2k Ω PWM Comparator 3 #6,7,8 5V 0.8kΩ DRAIN IPK 4 Rx #1 FSQ0110 Rev. 1.00 GND ILIM SenseFET Current Sense Rsense Figure 18. Peak Current Limit Adjustment For example, FSQ110 has a typical SenseFET peak current limit (ILIM) of 0.7A. ILIM can be adjusted to 0.6A by inserting Rx between the IPK pin and the ground. The value of the Rx is estimated by the following equation: FSQ110 Rev. 1.00 Figure 16. Soft-Start Function 6. Burst Operation: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. Feedback voltage decreases as the load decreases, as shown in Figure 17, and the device automatically enters © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 0.7A: 0.6A = 2.8kΩ : XkΩ, (1) X = Rx || 2.8kΩ where X is the resistance of the parallel network. www.fairchildsemi.com 9 FSQ110 — Green Mode Fairchild Power Switch (FPS™) 4.2 Thermal Shutdown (TSD): The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 140°C, thermal shutdown is activated. Methods of Reducing Audible Noise Switching-mode power converters have electronic and magnetic components, which generate audible noise when the operating frequency is in the range of 20~20,000Hz. Even though they operate above 20KHz, they can make noise, depending on the load condition. The following sections discuss methods to reduce noise. Glue or Varnish The most common method of reducing noise involves using glue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. Glue or varnish can also can crack the core because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio. Figure 19. Equal Loudness Curves Ceramic Capacitor Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise-reduction solution. Some dielectric materials show a piezoelectric effect, depending on the electric field intensity. A snubber capacitor becomes one of the most significant sources of audible noise. Another possibility is to use a Zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise. Adjusting Sound Frequency Moving the fundamental frequency of noise out of the 2~4kHz range is a third method. Generally, humans are more sensitive to noise in the range of 2~4kHz. When the fundamental frequency of noise is located in this range, the noise sounds louder although the noise intensity level is identical (see Figure 19). Figure 20. Typical Feedback Network of FPS Reference Materials AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™) When the FPS acts in burst mode and the burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of burst mode operation lies in the range of 2~4kHz, adjusting the feedback loop can shift the burst operation frequency. To reduce the burst operation frequency, increase a feedback gain capacitor (CF), opto-coupler supply resistor (RD), and feedback capacitor (CB); and decrease a feedback gain resistor (RF), as shown in Figure 20. AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS™) AN-4140: Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPS™) AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications AN-4147: Design Guidelines for RCD Snubber of Flyback AN-4148: Audible Noise Reduction Techniques for FPS Applications © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 10 FSQ110 — Green Mode Fairchild Power Switch (FPS™) Application Information FSQ110 — Green Mode Fairchild Power Switch (FPS™) Package Dimensions 9.83 9.00 6.67 6.096 8.255 7.61 3.683 3.20 5.08 MAX 7.62 0.33 MIN 3.60 3.00 (0.56) 2.54 0.56 0.355 0.356 0.20 9.957 7.87 1.65 1.27 7.62 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994 E) DRAWING FILENAME AND REVSION: MKT-N08FREV2. Figure 21. 8-Lead Dual In-Line Package (DIP) © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 11 FSQ110 — Green Mode Fairchild Power Switch (FPS™) © 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0 www.fairchildsemi.com 12