HD74CBT1G126 Single FET Bus Switch REJ03D0816-0100 (Previous: ADE-205-661) Rev.1.00 Apr 07, 2006 Description The HD74CBT1G126 features a single high-speed line switch. The switch is disabled when the output enable (OE) input is low. Features • • • • Minimal propagation delay through the switch. 5 Ω switch connection between two ports. TTL-compatible input levels. Ultra low quiescent power. Ideally suited for notebook applications. • Ordering Information Part Name HD74CBT1G126CME Package Type CMPAK–5pin Package Code (Previous code) PTSP0005ZC-A (CMPAK–5V) Package Abbreviation Taping Abbreviation (Quantity) CM E (3,000pcs / Reel) Outline and Article Indication • HD74CBT1G126 Index band Marking B C = Control code ( or blank) CMPAK–5 Function Table Input OE H L H: L: High level Low level Rev.1.00 Apr 07, 2006 page 1 of 6 Function A port = B port Disconnect HD74CBT1G126 Pin Arrangement OE 1 A 2 GND 3 5 VCC 4 B (Top view) Absolute Maximum Ratings Item Supply voltage range Input voltage range *1 Input clamp current Continuous output current Continuous current through VCC or GND Maximum power dissipation *2 at Ta = 25°C (in still air) Storage temperature Notes: Symbol Ratings Unit VCC VI IIK IO ICC or IGND PT −0.5 to 7.0 −0.5 to 7.0 −50 128 ±100 200 V V mA mA mA mW Tstg −65 to 150 °C Conditions VI < 0 VO = 0 to VCC The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed. 2. The maximum package power dissipation was calculated using a junction temperature of 150°C. Recommended Operating Conditions Item Symbol Min Supply voltage range VCC 4.0 Input voltage range VI 0 Output voltage range VI/O 0 Input transition rise or fall rate ∆t / ∆v 0 Operating free-air temperature Ta −40 Note: Unused or floating inputs must be held high or low. Rev.1.00 Apr 07, 2006 page 2 of 6 Max 5.5 5.5 5.5 5 85 Unit V V V ns / V °C Conditions VCC = 4.5 to 5.5 V HD74CBT1G126 DC Electrical Characteristics (Ta = −40 to 85°C) Item Clamp diode voltage Input voltage On-state switch resistance *2 Input current Off-state leakage current Quiescent supply current Increase in ICC per input *3 Symbol VCC (V) VIK 4.5 VIH 4.0 to 5.5 VIL 4.0 to 5.5 RON 4.0 IIN IOZ ICC ∆ICC Min 2.0 Typ 14 *1 Max −1.2 0.8 20 4.5 4.5 4.5 5 5 10 7 7 15 0 to 5.5 5.5 5.5 5.5 ±1.0 ±1.0 1.0 2.5 Unit V V Ω µA µA µA mA Test conditions IIN = −18 mA VIN = 2.4 V, IIN = 15 mA Typ at VCC = 4.0 V VIN = 0 V, IIN = 64 mA VIN = 0 V, IIN = 30 mA VIN = 2.4 V, IIN = 15 mA VIN = 5.5 V or GND 0 ≤ A, B ≤ VCC VIN = VCC or GND, IO = 0 mA One input at 3.4 V, other inputs at VCC or GND Notes: For condition shown as Min or Max use the appropriate values under recommended operating conditions. 1. All typical values are at VCC = 5 V (unless otherwise noted), Ta = 25°C. 2. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower voltage of the two (A or B) terminals. 3. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND. Capacitance (Ta = 25°C) Item Symbol VCC (V) Min Typ Max Unit Control input capacitance CIN 5.0 3 pF Input / output capacitance CI/O (OFF) 5.0 5 pF Note: This parameter is determined by device characterization is not production tested. Rev.1.00 Apr 07, 2006 page 3 of 6 Test conditions VIN = 0 or 3 V VO = 0 or 3 V, OE = VCC HD74CBT1G126 Switching Characteristics (Ta = −40 to 85°C) VCC = 4.0 V TO (Output) Symbol Min Max Unit Propagation delay time *1 tPLH tPHL 0.35 ns CL = 50 pF RL = 500 Ω A or B B or A Enable time tZH tZL tHZ tLZ 5.5 ns CL = 50 pF RL = 500 Ω OE A or B 4.5 4.5 ns CL = 50 pF RL = 500 Ω OE A or B Item Symbol Min Max Unit Propagation delay time *1 tPLH tPHL 0.25 ns CL = 50 pF RL = 500 Ω A or B B or A Enable time tZH tZL tHZ tLZ 1.6 4.9 ns CL = 50 pF RL = 500 Ω OE A or B 1.0 1.0 4.2 4.8 ns CL = 50 pF RL = 500 Ω OE A or B Disable time Test conditions FROM (Input) Item VCC = 5.0±0.5 V Disable time Note: Test conditions FROM (Input) TO (Output) 1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). Test Circuit See under table 500 Ω S1 OPEN GND *1 CL = 50 pF 500 Ω Load circuit for outputs Symbol S1 t PLH / tPHL OPEN t ZH / t HZ OPEN t ZL / t LZ 7V Note: 1. CL includes probe and jig capacitance. Rev.1.00 Apr 07, 2006 page 4 of 6 HD74CBT1G126 Waveforms – 1 tr tf 90 % 1.5 V Input 3V 90 % 1.5 V 10 % 10 % t PLH GND t PHL V OH 1.5 V Output 1.5 V V OL Waveforms – 2 tf tr 90 % Output Control 3V 90 % 1.5 V 1.5 V 10 % 10 % t ZL GND t LZ 3.5 V Waveform - A 1.5 V V OL + 0.3 V t ZH t HZ V OH - 0.3 V Waveform - B V OL V OH 1.5 V GND Notes: 1. All input pulses are supplied by generators having the following characteristics : PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. 2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform - B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement. Rev.1.00 Apr 07, 2006 page 5 of 6 HD74CBT1G126 Package Dimensions JEITA Package Code RENESAS Code SC-88A Previous Code PTSP0005ZC-A D CMPAK-5 / CMPAK-5V MASS[Typ.] 0.006g A e Q c E HE LP L A A x M L1 S Reference Symbol A3 b A A A1 A2 A3 b b1 c c1 D E e e A2 A A1 y S S e1 b b1 c1 l1 c b2 A-A Section Rev.1.00 Apr 07, 2006 page 6 of 6 Pattern of terminal position areas HE L L1 LP x y Dimension in Millimeters Min 0.8 0 0.8 0.15 0.1 1.8 1.15 1.8 0.3 0.1 0.2 Nom 0.9 0.25 0.22 0.2 0.13 0.11 2.0 1.25 0.65 2.1 b2 e1 1.5 l1 Q 0.25 Max 1.1 0.1 1.0 0.3 0.15 2.2 1.35 2.4 0.7 0.5 0.6 0.05 0.05 0.35 0.9 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0