Features • 8-bit Multiplexed Addresses/Outputs • Fast Read Access Time – 70 ns • Dual Voltage Range Operation • • • • • • • • • – Low-voltage Power Supply Range, 3.0V to 3.6V, or – Standard 5V ± 10% Supply Range Pin Compatible with Standard AT27C520 Low-power CMOS Operation – 20 µA Max Standby for ALE = VIH and VCC = 3.6V – 29 mW Max Active at 5 MHz for VCC = 3.6V JEDEC Standard Packages – 20-lead TSSOP – 20-lead SOIC High-reliability CMOS Technology – 2,000V ESD Protection – 200 mA Latch-up Immunity Rapid Programming Algorithm – 50 µs/Byte (Typical) CMOS- and TTL-compatible Inputs and Outputs – JEDEC Standard for LVTTL Integrated Product Identification Code Industrial Temperature Range Green (Pb/Halide-free) Packaging Option 512K (64K x 8) Multiplexed Addresses/ Outputs Low-voltage OTP EPROM AT27LV520 1. Description The AT27LV520 is a low-power, high-performance, 524,288-bit one-time programmable read-only memory (OTP EPROM) organized 64K by eight bits. It incorporates latches for the eight lower order address bits to multiplex with the eight data bits. This minimizes system chip count, reduces cost, and simplifies the design of multiplexed bus systems. It requires only one power supply in the range of 3.0V to 3.6V for normal read mode operation, making it ideal for fast, portable systems using battery power. Any byte can be accessed in less than 70 ns. Not Recommended for New Designs. The AT27LV520 is available in 20-lead TSSOP and 20-lead SOIC, one-time programmable (OTP) plastic packages. Atmel’s innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At VCC = 3.0V, any byte can be accessed in less than 70 ns. With a typical power dissipation of only 18 mW at 5 MHz and VCC = 3.3V, the AT27LV520 consumes less than one fifth the power of a standard 5V EPROM. Standby mode is achieved by asserting ALE high. Standby mode supply current is typically less than 1 µA at 3.3V. The AT27LV520 operating with VCC at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at VCC = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts. 0911G–EPROM–8/07 Atmel’s AT27LV520 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programing time is typically only 50 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27LV520 programs exactly the same way as a standard 5V AT27C520 and uses the same programming equipment. 2. Pin Configurations 2.1 2.2 2 Pin Name Function A8 - A15 Addresses AD0 - AD7 Addresses/Outputs OE /VPP Output Enable/Program Supply ALE Address Latch Enable 20-lead TSSOP Top View A10 A12 A14 ALE VCC OE/VPP A15 A13 A11 A9 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 A8 AD1 AD3 AD5 AD7 GND AD6 AD4 AD2 AD0 OE/VPP A15 A13 A11 A9 AD0 AD2 AD4 AD6 GND 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCC ALE A14 A12 A10 A8 AD1 AD3 AD5 AD7 20-lead SOIC Top View AT27LV520 0911G–EPROM–8/07 AT27LV520 3. System Considerations Switching under active conditions may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array. 4. Block Diagram VCC GND AD7 - AD0 A15 - A8 OE, ALE, AND PROGRAM LOGIC LATCHES OE/VPP ALE 8 8 OUTPUT BUFFERS Y DECODER Y-GATING X DECODER CELL MATRIX IDENTIFICATION 5. Absolute Maximum Ratings* Temperature under Bias ................................ -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C Voltage on Any Pin with Respect to Ground .........................................-2.0V to +7.0V(1) Voltage on A9 with Respect to Ground ......................................-2.0V to +14.0V(1) *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. VPP Supply Voltage with Respect to Ground .......................................-2.0V to +14.0V(1) Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is VCC + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns. 3 0911G–EPROM–8/07 6. Operating Modes Mode/Pin Read (2) Output Disable (2) ALE OE/VPP A8 - A15 AD0 - AD7 VIL VIL Ai DOUT VIL/VIH VIH VIH VIH Standby (2) X (1) High Z/A0 - A7 Ai A0 - A7 Address Latch Enable VIH VIH X A0 - A7 Rapid Program(3) VIH VPP Ai DIN Product Identification(4) VIL VIL A9 = VH(5) A8 = VIH or VIL A10 - A15 = VIL Identification Code Notes: 1. X can be VIL or VIH. 2. Read, output disable, and standby modes require 3.0V ≤VCC ≤3.6V, or 4.5V ≤VCC ≤5.5V. 3. Refer to Programming Characteristics. 4. VH = 12.0 ± 0.5V. 5. Two identifier bytes may be selected. All A8 - A15 inputs are held low (VIL), except A9 which is set to VH and A8 which is toggled low (VIL) to select the Manufacturer’s Identification byte and high (VIH) to select the Device Code byte. 7. DC and AC Operating Conditions for Read Operation Industrial Operating Temp. (Case) VCC Supply AT27LV520-70 AT27LV520-90 -40°C - +85°C -40°C - +85°C 3.0V to 3.6V 3.0V to 3.6V 5V ± 10% 5V ± 10% 8. DC and Operating Characteristics for Read Operation Symbol Parameter Condition Min Max Units VCC = 3.0V to 3.6V Input Load Current VIN = 0V to VCC ±1 µA Output Leakage Current VOUT = 0V to VCC ±5 µA VCC Standby Current ALE = VCC ± 0.3V; Ai, ADi = GND/VCC ± 0.3V 20 µA ICC VCC Active Current f = 5 MHz, IOUT = 0 mA, ALE = VIL 8 mA VIL Input Low Voltage -0.6 0.8 V VIH Input High Voltage 2.0 VCC + 0.5 V VOL Output Low Voltage IOL = 2.0 mA 0.4 V VOH Output High Voltage IOH = -2.0 mA ILI ILO ISB (1) 2.4 V VCC = 4.5V to 5.5V Input Load Current VIN = 0V to VCC ±1 µA Output Leakage Current VOUT = 0V to VCC ±5 µA VCC Standby Current ALE = VCC ± 0.3V; Ai, ADi = GND/VCC ± 0.3V 100 µA ICC VCC Active Current f = 5 MHz, IOUT = 0 mA, ALE = VIL 20 mA VIL Input Low Voltage -0.6 0.8 V VIH Input High Voltage 2.0 VCC + 0.5 V VOL Output Low Voltage IOL = 2.1 mA 0.4 V Output High Voltage IOH = -400 µA ILI ILO ISB (1) VOH Note: 4 2.4 1. VCC standby current will be slightly higher with ALE, Ai, and ADi at TTL levels. AT27LV520 0911G–EPROM–8/07 AT27LV520 9. AC Characteristics for Read Operation VCC = 3.0V to 3.6V and 4.5V to 5.5V AT27LV520-70 AT27LV520-90 Min Min Symbol Parameter Condition tACC(3) Address to Output Delay ALE = OE/VPP = VIL tCE Address Latch Enable Low to Output Delay Address Valid tAS Address Setup Time OE/VPP = VIH 12 15 ns tAH Address Hold Time OE/VPP = VIH 12 15 ns tALE Address Latch Enable Width OE/VPP = VIH 40 45 ns tOE (3) Max Max Units 70 90 ns 55 70 ns OE/VPP to Output Delay ALE = VIL 30 35 ns tDF(4)(5) OE/VPP High to Output Float ALE = VIL 25 25 ns tOH Output Hold from Address or OE/VPP, Whichever Occurred First ALE = VIL 7 0 ns 10. AC Waveforms for Read Operation(1) tALE ALE tCE OE/VPP tAS AD7 - AD0 tAH ADDRESS IN tOH tOE tDF DATA OUT tACC A15 - A8 Notes: 1. Timing measurement reference levels for all speed grades are VOL = 0.8V and VOH = 2.0V. Input AC drive levels are VIL = 0.45V and VIH = 2.4V. 2. OE/VPP may be delayed up to tCE - tOE after the address is valid without impact on tCE. 3. OE/VPP may be delayed up to tACC - tOE after the address is valid without impact on tACC. 4. This parameter is only sampled and is not 100% tested. 5. Output float is defined as the point when data is no longer driven. 5 0911G–EPROM–8/07 11. Input Test Waveforms and Measurement Levels tR, tF < 20 ns (10% to 90%) 12. Output Test Load Note: CL = 100 pF including jig capacitance. 13. Pin Capacitance f = 1 MHz, T = 25° C(1) Symbol CIN COUT Note: 6 Typ Max Units Conditions 4 6 pF VIN = 0V 8 12 pF VOUT = 0V 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. AT27LV520 0911G–EPROM–8/07 AT27LV520 14. Programming Waveforms PROGRAM VCC READ (VERIFY) 6.5V 5.0V tVCS 13V OE/VPP VIH VIL ALE AD7 - AD0 VIH VIL VIH VIL tOEH tOES tPRT tVR tLP tPW tALE tLAS tLAH ADDR tALE tDS DATA IN tDH tLAS tLAH ADDR tOE tDFP DATA OUT tAS A15 - A8 Notes: tAH VIH VIL ADDRESS STABLE 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH. 2. tOE and tDFP are characteristics of the device but must be accommodated by the programmer. 15. DC Programming Characteristics TA = 25 ± 5° C, VCC = 6.5 ± 0.25V, OE/VPP = 13.0 ± 0.25V Limits Symbol Parameter Test Conditions ILI Input Load Current VIN = VIL, VIH VIL Input Low Level VIH Input High Level VOL Output Low Voltage IOL = 2.1 mA VOH Output High Voltage IOH = -400 µA ICC2 VCC Supply Current (Program and Verify) IPP2 OE/VPP Current ALE = VIH Min Max Units ±10 µA -0.6 0.8 V 2.0 VCC + 1.0 V 0.4 V 2.4 V 25 mA 25 mA 7 0911G–EPROM–8/07 16. AC Programming Characteristics TA = 25 ± 5° C, VCC = 6.5 ± 0.25V, OE/VPP = 13.0 ± 0.25V Limits Symbol Parameter(1) tALE Address Latch Enable Width 500 ns tLAS Latched Address Setup Time 100 ns tLAH Latched Address Hold Time 100 ns tLP ALE Low to OE/VPP High Voltage Delay 2 µs tOES OE/VPP Setup Time 2 µs tOEH OE/VPP Hold Time 2 µs tDS Data Setup Time 2 µs tDH Data Hold Time 2 µs tPW ALE Program Pulse Width(2) tVR OE/VPP Recovery Time tVCS VCC Setup Time tOE Data Valid from OE/VPP Test Conditions Min Input Rise and Fall Times: (10% to 90%) 20 ns Input Pulse Levels: 0.45V to 2.4V Max 47.5 Input Timing Reference Level: 0.8V to 2.0V (3) Output Timing Reference Level: 0.8V to 2.0V Units 52.5 µs 2 µs 2 µs ns 130 ns tDFP OE/VPP High to Output Float Delay tAS Address Setup Time 2 µs tAH Address Hold Time 0 µs tPRT OE/VPP Pulse Rise Time During Programming 50 ns Notes: 0 150 1. VCC must be applied simultaneously or before OE/VPP and removed simultaneously or after OE/VPP. 2. Program Pulse width tolerance is 50 µsec ± 5%. 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram. 17. Atmel’s AT27LV520 Integrated Product Identification Code Pins A8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Hex Data Manufacturer 0 0 0 0 1 1 1 1 0 1E Device Type 1 1 0 0 1 1 1 0 1 9D Codes Note: 8 1. The AT27LV520 has the same product identification code as the AT27C520. Both are programming compatible. AT27LV520 0911G–EPROM–8/07 AT27LV520 18. Rapid Programming Algorithm A 50 µs ALE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and OE/VPP is raised to 13.0V. Each address is first programmed with one 50 µs ALE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/VPP is then lowered to VIH and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails. START ADDR = FIRST LOCATION VCC = 6.5V VPP = 13.0V PROGRAM ONE 50 µS PULSE INCREMENT ADDRESS NO LAST ADDR.? YES ADDR = FIRST LOCATION INCREMENT ADDRESS X=0 NO LAST ADDR.? PASS VERIFY BYTE FAIL INCREMENT X YES PROGRAM ONE 50 µS PULSE X = 10? YES VCC = 5.0V VPP = 5.0V COMPARE ALL BYTES TO ORIGINAL DATA NO FAIL DEVICE FAILED PASS DEVICE PASSED 9 0911G–EPROM–8/07 19. Ordering Information 19.1 Standard Package tACC (ns) ICC (mA) Active 70 90 19.2 Ordering Code Package Operation Range 8 AT27LV520-70SI AT27LV520-70XI 20S 20X Industrial (-40°C to +85°C) 8 AT27LV520-90SI AT27LV520-90XI 20S 20X Industrial (-40°C to +85°C) Ordering Code Package Operation Range Green Package (Pb/Halide-free) tACC (ns) ICC (mA) Active 70 8 AT27LV520-70SU AT27LV520-70XU 20S 20X Industrial (-40°C to +85°C) 90 8 AT27LV520-90XU 20X Industrial (-40°C to +85°C) Package Type 20S 20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) 20X 20-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline (TSSOP) 10 AT27LV520 0911G–EPROM–8/07 AT27LV520 20. Packaging Information 20.1 20S – SOIC Dimensions in Millimeters and (Inches). Controlling dimension: Inches. JEDEC Standard MS-013 0.51(0.020) 0.33(0.013) 7.60 (0.2992) 10.65 (0.419) 7.40 (0.2914) 10.00 (0.394) PIN 1 ID PIN 1 1.27 (0.050) BSC 13.00 (0.5118) 12.60 (0.4961) 2.65 (0.1043) 2.35 (0.0926) 0.30(0.0118) 0.10 (0.0040) 0.32 (0.0125) 0.23 (0.0091) 0º ~ 8º 1.27 (0.050) 0.40 (0.016) 10/23/03 R 2325 Orchard Parkway San Jose, CA 95131 TITLE 20S, 20-lead, 0.300" Body, Plastic Gull Wing Small Outline (SOIC) DRAWING NO. REV. 20S B 11 0911G–EPROM–8/07 20.2 20X – TSSOP Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MO-153 AC INDEX MARK PIN 1 4.50 (0.177) 6.50 (0.256) 4.30 (0.169) 6.25 (0.246) 6.60 (.260) 6.40 (.252) 0.65 (.0256) BSC 0.30 (0.012) 0.19 (0.007) 1.20 (0.047) MAX 0.15 (0.006) 0.05 (0.002) SEATING PLANE 0.20 (0.008) 0.09 (0.004) 0º ~ 8º 0.75 (0.030) 0.45 (0.018) 10/23/03 R 12 2325 Orchard Parkway San Jose, CA 95131 TITLE 20X, (Formerly 20T), 20-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP) DRAWING NO. REV. 20X C AT27LV520 0911G–EPROM–8/07 Headquarters International Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Technical Support [email protected] Sales Contact www.atmel.com/contacts Product Contact Web Site www.atmel.com Literature Requests www.atmel.com/literature Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2007 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. 0911G–EPROM–8/07