Photolink- Fiber Optic Receiver PLR253 Series

Photolink- Fiber Optic Receiver
PLR253 Series
Features







High speed signal transmission（25Mbps NRZ Signal）
High PD sensitivity optimized for red light
Data : NRZ signal
Low power consumption for extended battery life
Built-in threshold control for improved noise Margin
The product itself will remain within RoHS compliant version.
Receiver sensitivity: up to –27dBm (Min. for 25Mbps)
Description
The optical receiver is packaged with custom optic data link interface, integrated
on a proprietary CMOS PDIC process.
The unit functions by converting optical signals into electric ones.
The unit is operated at 2.4 ~ 5.5 V and the signal output interface is TTL
compatible with high performance at low power consumption.
Applications



Digital Optical Data-Link
Dolby AC-3 Digital Audio Interface
HDMI Digital (192kHz) Audio Interface
Revision
:2 ©
1 Copyright
LifecyclePhase:
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Absolute Maximum Ratings (Ta=25℃)
Parameter
Symbol
Rating
Unit
Supply Voltage
Vcc
-0.5 ~ +5.5
V
Output Voltage
Vout
Vcc +0.3
V
Storage Temperature
Tstg
-40 to 85
ºC
Operating Temperature
Topr
-20 to 70
ºC
Soldering Temperature
Tsol
260*
ºC
Human Body Model ESD
HBM
2000
V
Machine Model ESD
MM
100
V
Notes: Soldering time≦10 seconds.
Recommended Operating Conditions
Parameter
Supply Voltage
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Vcc
-
2.4
3.0
5.50
V
Electro-Optical Characteristics (Ta=25℃,Vcc=3V, CL= 5pf)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Peak sensitivity wavelength
p
-
-
660
-
nm
Transmission Distance
d
*1
-
-
-14
m
Maximum receiver power
Pc,max
Refer to Fig.1
-27
-
-
dBm
Minimum receiver power
Pc,min
Refer to Fig.1
-
2
4
dBm
Icc
Refer to Fig.2
-
3
6
mA
High level output voltage
VOH
Refer to Fig.3
3.0
3.2
-
V
Low level output voltage
VOL
Refer to Fig.3
-
0.2
0.4
V
Rise time
tr
Refer to Fig.3
-
10
14
ns
Fall time
tf
Refer to Fig.3
-
10
14
ns
Propagation delay Low to High
tPLH
Refer to Fig.3
-
-
80
ns
Propagation delay High to Low
tPHL
Refer to Fig.3
-
-
80
ns
Pulse Width Distortion
tw
Refer to Fig.3
-15
-
+15
ns
tj
Refer to Fig.3, Pc=-14dBm
-
1
5
ns
Jitter
Refer to Fig.3, Pc=-27dBm
-
5
10
ns
NRZ signal
0.1
-
25
Mb/s
Dissipation current
Transfer rate
Revision
:2 ©
2 Copyright
LifecyclePhase:
T
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Measuring Method
*Fig.1 Measuring Method of Maximum and Minimum Input Power that Receiver Unit Need
Control Circuit
Standard plastic optic fiber cable
Transmitter
PLR253 Receiver Unit
Optical Power Meter
*Fig.2 Measuring Method of Dissipation Current
Standard plastic optic fiber cable
Standard Transmitter unit
Vin
Vcc
GND
PLR253 Receiver Unit
Vcc
GND
0.1uF
Vout
47uH
A
Signal
Input
3.3V
26Mbps NRZ "0101" successive signal input
Revision
:2 ©
3 Copyright
LifecyclePhase:
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
*Fig.3 Measuring Method of Output Voltage, Pulse and Jitter
Standard plastic optic fiber cable
Standard Transmitter Unit
Vin
Vcc
PLR253 Receiver Unit
GND
Vcc
Vout
0.1uF
47uH
Signal
Input
GND
A
3.3V
26 Mbps NRZ "0101" successive signal input
TPHL
TPLH
Input
tw = TPHL-TPLH
CH1
50%
tr
Output
tf
CH2
50%
tj1
tj2
tr = 10% --> 90% Rise Time
tf = 90% --> 10% Fall Time
Application Circuit
General application circuit
C1
Vcc
GND
L2
Vout
C1:0.1uF
Vcc
L2:47uH
Note:1. For having good coupling, the C1 capacitor must be placed within 7mm
2. For having good signal waveform, the Vout –GND circuit capacitor shall be smaller than 30pF.
Revision
:2 ©
4 Copyright
LifecyclePhase:
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Typical Electro-Optical Characteristics Curves
*Fig.4
Power supply voltage vs. Minimum receiver
power
*Fig.5
-32
Operating Transfer Rate
16Mbps
25Mbps
-30
Operating Voltage Vcc=3.3V
Optical Input Sensitivity (dBm)
Optical Input Sensitivity (dBm)
-32
-28
-26
-24
-22
2.0
Transfer rate vs. Minimum receiver power
2.5
3.0
3.5
4.0
4.5
Operating Voltage (V)
5.0
5.5
6.0
-30
-28
-26
-24
-22
0
5
10
15
20
25
Transfer Rate (Mbps)
Note: Before using the PLR233 series device, please confirm the minimum sensitivity at different operating voltage and
transmission rate.
Revision
:2 ©
5 Copyright
LifecyclePhase:
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Package Dimension
2.20±0.1
A
0.90
A1
2.48
AT
4.95±0.1
1.50
3
2
1
3-0.50±0.05
0.25±0.03
2.54
5.08
A'
Rear View
Front View
Side View
5.70±0.1
Pin Function
1 :V
2 :GND
3 :Vcc
Unit: mm
Notes:
1.All dimensions are in mm.
2.General Tolerance: ±0.10 mm
3.Device Selection Table:
Revision
:2 ©
6 Copyright
LifecyclePhase:
Device Name
Pin Length A1 (mm)
PLR253
12.550.5
PLR253/S1
7.500.25
PLR253/S5
16.50 Min
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Label Explanation
‧CPN: Customer’s Product Number
Pb
‧P/N: Product Number
EVERLIGHT
X
CPN :
P N:
RoHS
PLR253
CAT :
HUE :
REF :
QTY :
LOT NO :
‧QTY: Packing Quantity
‧CAT: Luminous Intensity Rank
‧HUE: Dom. Wavelength Rank
‧REF: Forward Voltage Rank
‧LOT No: Lot Number
‧X: Month
Reference :
‧Reference: Identify Label Number
Packing Quantity Specification
1. 500 or 1000 pcs/bag
2. 4 bag/box
Notes
1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above
specification.
2. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these
specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from use of the product which
does not comply with the absolute maximum ratings and the instructions included in these specification sheets.
3. These specification sheets include materials protected under copyright of EVERLIGHT corporation. Please don’t
reproduce or cause anyone to reproduce them without EVERLIGHT’s consent.
EVERLIGHT ELECTRONICS CO., LTD.
Office: No 6-8,Zhonghua Rd., Shulin Dist.,
New Taipei City 23860, Taiwan, R.O.C
Revision
:2 ©
7 Copyright
LifecyclePhase:
Tel: 886-2-2685-6688
Fax: 886-2-2685-6897
http://www.everlight.com
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever
DATASHEET
Photolink- Fiber Optic Receiver
PLR253 Series
Application Notes: PLR253 Series PCB layout for motherboard integration
To achieve better jitter and low input optical power performances, several PCB layout guidelines must be followed.
These guidelines ensure the most reliable PLR253 series POF performance for the motherboard integration. Failed to
implement these PCB guidelines may affect the PLR253 jitter and low input power performances.
1. Careful decoupling of the power supplies is very important. Place a 0.1uf surface mount (size 805 or smaller) capacitor
as close as (less than 2cm) to the POF Vdd and Gnd leads. The 0.1uf act as a low impedance path to ground for any
stray high frequency transient noises.
2. To reduce the digital noises form the digital IC on the motherboard, the planar capacitance formed by an isolated Vcc
and Gnd planes is critical. The POF device must be mounted directly on these two planes to reduce the lead parasitic
inductance.
3. The isolated Vdd and Gnd planes must be connected to the main Vcc and Gnd (digital) planes at a single point using
ferrite beads. The beads are used to block the high frequency noises from the digital planes while still allowing the DC
connections between the planes
Revision
:2 ©
8 Copyright
LifecyclePhase:
Date:2013-05-30
17:15:33.0
2010, Everlight All Rights Reserved. Release Date : MAY.29.2013. Issue Release
No: DPL-0000119_Rev.2
www.everlight.com
Expired Period: Forever