EM42AM1684RTC

EM42AM1684RTC
Revision History
Revision 0.1 (Jul. 2010)
- First release.
Revision 0.2 (Sep. 2010)
- Delete CL=2, page 2, 8, 17
- Add [email protected]; [email protected], page 2
Sep. 2010
www.eorex.com
1/21
EM42AM1684RTC
256Mb (4M×4Bank×16)
Double DATA RATE SDRAM
Features
Description
• Internal Double-Date-Rate architecture with twice
accesses per clock cycle.
• Single 2.5V ±0.2V Power Supply
• 2.5V SSTL-2 compatible I/O
• Burst Length (B/L) of 2, 4, 8
• 2.5, 3 clock read latency
• Bi-directional, intermittent data strobe (DQS)
• All inputs except data and DM are sampled at the
positive edge of the system clock.
• Data Mask (DM) for write data
• Sequential & Interleaved Burst type available
• Auto precharge option for each burst accesses
• DQS edge-aligned with data for Read cycles
• DQS center-aligned with data for Write cycles
• DLL aligns DQ & DQS transitions with CLK
transition
• Auto Refresh and Self Refresh
• 8,192 Refresh Cycles / 64ms
The EM42AM1684RTC is high speed Synchronous
graphic
RAM
performance
fabricated
CMOS
with
ultra
process
high
containing
268,435,456 bits which organized as 4Meg words x
4 banks by 16 bits.
The 256Mb DDR SDRAM uses a double data rate
architecture to accomplish high-speed operation.
The data path internally prefetches multiple bits
and transfers the data for both rising and falling
edges of the system clock. It means the doubled
data bandwidth can be achieved at the I/O pins.
Available package: TSOPII 66P 400mil.
Ordering Information
Part No
Organization
Max. Freq
Package
Grade
Pb
EM42AM1684RTC-6F
16M X 16
166MHz @CL2.5-3-3
66pin TSOP(ll)
Commercial
Free
EM42AM1684RTC-5F
16M X 16
200MHz @CL3-3-3
66pin TSOP(ll)
Commercial
Free
EM42AM1684RTC-6FE
16M X 16
166MHz @CL2.5-3-3
66pin TSOP(II)
Extended
Free
EM42AM1684RTC-5FE
16M X 16
200MHz @CL3-3-3
66pin TSOP(II)
Extended
Free
* EOREX reserves the right to change products or specification without notice.
Sep. 2010
www.eorex.com
2/21
EM42AM1684RTC
Pin Assignment
66pin TSOP-II
Sep. 2010
www.eorex.com
3/21
EM42AM1684RTC
Pin Description (Simplified)
Pin
Name
45,46
CLK,/CLK
24
/CS
44
CKE
28~32,35~42
A0~A12
26, 27
BA0, BA1
23
/RAS
22
/CAS
21
/WE
16/51
LDQS/UDQS
20/47
LDM/UDM
2, 4, 5, 7, 8, 10,
11, 13, 54, 56, 57,
59, 60, 62, 63, 65
1,18,33/
34,48,66
3, 9, 15, 55.61/
6, 12, 52, 58,64
14,17,19,25,43,
50,53
49
DQ0~DQ15
VDD/VSS
VDDQ/VSSQ
NC/RFU
VREF
Function
(System Clock)
Clock input active on the Positive rising edge except for DQ and
DM are active on both edge of the DQS.
CLK and /CLK are differential clock inputs.
(Chip Select)
/CS enables the command decoder when”L” and disable the
command decoder when “H”. The new command are overLooked when the command decoder is disabled but previous
operation will still continue.
(Clock Enable)
Activates the CLK when “H” and deactivates when “L”.
When deactivate the clock, CKE low signifies the power down or
self refresh mode.
(Address)
Row address (A0 to A12) and Column Address (CA0 to CA8) are
multiplexed on the same pin.
CA10 defines auto precharge at Column Address.
(Bank Address)
Selects which bank is to be active.
(Row Address Strobe)
Latches Row Addresses on the positive rising edge of the CLK with
/RAS “L”. Enables row access & pre-charge.
(Column Address Strobe)
Latches Column Addresses on the positive rising edge of the CLK
with /CAS low. Enables column access.
(Write Enable)
Latches Column Addresses on the positive rising edge of the CLK
with /CAS low. Enables column access.
(Data Input/Output)
Data Inputs and Outputs are synchronized with both edge of DQS.
(Data Input/Output Mask)
DM controls data inputs. LDM corresponds to the data on
DQ0~DQ7.UDM corresponds to the data on DQ8~DQ15.
(Data Input/Output)
Data inputs and outputs are multiplexed on the same pin.
(Power Supply/Ground)
VDD and VSS are power supply pins for internal circuits.
(Power Supply/Ground)
VDDQ and VSSQ are power supply pins for the output buffers.
(No Connection/Reserved for Future Use)
This pin is recommended to be left No Connection on the device.
(Input)
SSTL-2 Reference voltage for input buffer.
Sep. 2010
www.eorex.com
4/21
EM42AM1684RTC
Absolute Maximum Rating
Symbol
Item
Rating
Units
VIN, VOUT
Input, Output Voltage
-0.3 ~ +3.6
V
VDD, VDDQ
Power Supply Voltage
-0.3 ~ +3.6
Commercial
0 ~ +70
Extended
-25 ~ +85
-55 ~ +150
V
°C
TOP
Operating Temperature Range
TSTG
Storage Temperature Range
°C
PD
Power Dissipation
1.6
W
IOS
Short Circuit Current
50
mA
Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could
cause permanent damage. The device is not meant to be operated under conditions outside
the limits described in the operational section of this specification. Exposure to Absolute
Maximum Rating conditions for extended periods may affect device reliability.
Capacitance (VCC=2.5V, f=1MHz, TA=25°C)
Symbol
CCLK
Parameter
Min.
Typ.
Max.
Units
Clock Capacitance(CLK,/CLK)
2.0
-
3.0
pF
CI
Input Capacitance for CKE, Address, /CS,
/RAS, /CAS, /WE
2.0
-
3.0
pF
CO
DM & DQS Input/Output Capacitance
4.0
-
5.0
pF
Recommended DC Operating Conditions (TA=-0°C ~+70°C)
Symbol
Parameter
Min.
Typ.
Max.
Units
VDD
Power Supply Voltage
2.3
2.5
2.7
V
VDDQ
Power Supply Voltage (for I/O Buffer)
2.3
2.5
2.7
V
VREF
I/O Logic high Voltage
0.49*VDDQ
0.5*VDDQ
0.51*VDDQ
V
VTT
I/O Termination Voltage
VREF-0.04
-
VREF+0.04
V
VIH
Input Logic High Voltage
VREF+0.15
-
VDDQ+0.3
V
VIL
Input Logic Low Voltage
-0.3
-
VREF-0.15
V
Sep. 2010
www.eorex.com
5/21
EM42AM1684RTC
Recommended DC Operating Conditions
(VDD=2.5V±0.2V, TA=0°C ~ 70°C)
Symbol
Parameter
Max.
Test Conditions
(Note 1)
Units
-5
-6
Burst length=4,
tRC≥tRC(min.), IOL=0mA,
One bank active
150
145
mA
IDD1
Operating Current
IDD2P
Precharge Standby Current in
Power Down Mode
CKE≤VIL(max.), tCK=min
30
30
mA
IDD2N
Precharge Standby Current in
Non-power Down Mode
(All banks idle)
CKE≥VIH(min.), tCK=min,
/CS≥VIH(min.), VIN=VREF
Input signals are changed once per
clock cycle
65
65
mA
IDD3P
Active Standby Current in
Power Down Mode
CKE≤VIL(max.), tCK=min
One bank active, VIN=VREF
40
40
mA
IDD3N
Active Standby Current in
Non-power Down Mode
CKE≥VIH(min.), tCK=min,
/CS≥VIH(min.)
Input signals are changed once per
clock cycle
115
115
mA
IDD4
Operating Current
READ
180
165
WRITE
165
150
IDD5
Refresh Current
150
145
mA
IDD6
Self Refresh Current
5
5
mA
Low power
2.5
2.5
mA
IDD7
Operating current (Four Banks)
Four Banks interleaving, BL=4
295
295
mA
tCK ≥ tCK(min.), IOL=0mA,
One banks active, BL=2
(Note 2)
(Note 3)
tRC≥ tRFC (min.), All banks active
CKE≤0.2V, standard
mA
*All voltages referenced to VSS.
Note 1: IDD1 depends on output loading and cycle rates.
Specified values are obtained with the output open.
Input signals are changed only one time during tCK (min.)
Note 2: IDD4 depends on output loading and cycle rates.
Specified values are obtained with the output open.
Input signals are changed only one time during tCK (min.)
Note 3: Min. of tRFC (Auto refresh Row Cycle Times) is shown at AC Characteristics.
Recommended DC Operating Conditions (Continued)
Symbol
Parameter
Test Conditions
Min.
Max.
Units
IIL
Input Leakage Current
0≤VI≤VDDQ, VDDQ=VDD
All other pins not under test=0V
-2
+2
uA
IOL
Output Leakage Current
0≤VO≤VDDQ, DOUT is disabled
-5
+5
uA
VOH
High Level Output Voltage
IO=-16.2mA
1.95
-
V
VOL
Low Level Output Voltage
IO=+16.2mA
-
0.35
V
Sep. 2010
www.eorex.com
6/21
EM42AM1684RTC
Block Diagram
Auto/ Self
Refresh Counter
A0
A1
DM
A5
A6
A7
A8
A9
Address Register
A4
Row Decoder
A3
Row Add. Buffer
A2
Memory
Array
Write DQM
Control
Data In
DOi
S/ A & I/ O Gating
A10
A11
Data Out
Col. Decoder
A12
BA0
BA1
Col. Add. Buffer
Mode Register Set
Col Add. Counter
Burst Counter
Timing Register
/CLK
CLK
CKE
/CS
/ RAS
/ CAS
Sep. 2010
/WE
DM
DQS
www.eorex.com
7/21
EM42AM1684RTC
AC Operating Test Conditions
(VDD=2.5V±0.2V, TA=0°C ~70°C)
Item
Conditions
Unit
Output Reference Level
1.25/1.25
V
Output Load
See diagram as below
V
Input Signal Level
VREF+0.31/ VREF-0.31
V
Transition Time of Input Signals
1ns
ns
Input Reference Level
VDDQ/2
V
AC Operating Test Characteristics
(VDD=2.5V±0.2V, TA=0°C ~70°C)
Symbol
-5
Parameter
-6
tDQCK
DQ output access from CLK,/CLK
tDQSCK
DQS output access from CLK,/CLK
-0.6
0.6
-0.6
0.6
ns
tCL,tCH
CL low/high level width
0.45
0.55
0.45
0.55
tCK
CL=3
5
12
-
-
ns
CL=2.5
-
-
6
12
ns
DQ and DM hold/setup time
0.4
-
0.45
-
ns
tDIPW
DQ and DM input pulse width for each input
1.75
-
1.75
-
ns
tHZ,tLZ
Data out high/low impedance time from
CLK,/CLK
-0.7
0.7
-0.7
0.7
ns
tDQSQ
DQS-DQ skew for associated DQ signal
0.4
-
0.45
-
ns
tDQSS
Write command to first latching DQS
transition
0.72
1.25
0.75
1.25
tCK
DQS input valid window
0.35
-
0.35
-
tCK
Mode Register Set command cycle time
2
-
2
-
tCK
tWPRES
Write Preamble setup time
0
-
0
-
ns
tWPST
Write Preamble
0.4
0.6
0.4
0.6
tCK
Address/control input hold/setup time (Slow)
0.7
-
0.8
-
ns
Address/control input hold/setup time (Fast)
0.6
-
0.75
-
ns
tRPRE
Read Preamble
0.9
1.1
0.9
1.1
tCK
tDSH
DQS falling edge from CLK rising, hold time
0.2
-
0.2
-
tCK
tDSS
DQS falling edge to CLK rising, setup time
0.2
-
0.2
-
tCK
tCK
tDH,tDS
tDSL,tDSH
tMRD
tIH,tIS
Clock Cycle Time
Sep. 2010
Max.
0.7
Min.
-0.7
Max.
0.7
Units
Min.
-0.7
ns
www.eorex.com
8/21
EM42AM1684RTC
AC Operating Test Characteristics (Continued)
(VDD=2.5V±0.2V, TA=0°C ~70°C)
Symbol
-5
Parameter
-6
Units
Min.
0.4
Max.
0.6
Min.
0.4
Max.
0.6
tCK
tRPST
Read Postamble
tRAS
Active to Precharge command period
40
120k
42
120k
ns
tRC
Active to Active command period
55
-
60
-
ns
tRFC
Auto Refresh Row Cycle Time
70
-
72
-
ns
tRCD
Active to Read or Write delay
15
-
18
-
ns
tRP
Precharge command period
15
-
18
-
ns
tRRD
Active bank A to B command period
10
-
12
-
ns
tRAP
Active to READ with Auto Precharge command
DQS write Preamble
15
0.25
-
18
0.25
-
ns
tCK
tWPRE
tWR
Write Recovery time
15
-
15
-
ns
tWTR
Internal WRITE to READ command delay
2
-
2
-
tCK
tXSNR
Exit self Refresh to non-read command
75
-
75
-
ns
tXSRD
Exit self Refresh to read command
200
-
200
-
ns
tREFI
Average periodic refresh interval
-
7.8
-
7.8
us
Sep. 2010
www.eorex.com
9/21
EM42AM1684RTC
Simplified State Diagram
Sep. 2010
www.eorex.com
10/21
EM42AM1684RTC
1. Command Truth Table
CKE
Command
Symbol
n1
/CS
/RAS
/CAS
/WE
BA0,
BA1
N
A10
A12~A0
Ignore Command
DESL
H
X
H
X
X
X
X
X
X
No Operation
NOP
H
X
L
H
H
H
X
X
X
Burst Stop
BSTH
H
X
L
H
H
L
X
X
X
Read
READ
H
X
L
H
L
H
V
L
V
Read with Auto
READ
H
X
L
H
L
H
V
H
V
WRIT
H
X
L
H
L
L
V
L
V
WRITA
H
X
L
H
L
L
V
H
V
ACT
H
X
L
L
H
H
V
V
V
PRE
H
X
L
L
H
L
V
L
X
PALL
H
X
L
L
H
L
X
H
X
MRS
H
X
L
L
L
L
OP Code
EMRS
H
X
L
L
L
L
OP Code
Pre-charge
A
Write
Write with Auto
Pre-charge
Bank Activate
Pre-charge Select
Bank
Pre-charge All
Banks
Mode Register Set
Extended MRS
H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input
2. CKE Truth Table
Item
Command
Symbol
CKE
n-1
n
/CS
/RAS
/CAS
/WE
Addr.
Idle
CBR Refresh Command
REF
H
H
L
L
L
H
X
Idle
Self Refresh Entry
SELF
H
L
L
L
L
H
X
Self Refresh
Self Refresh Exit
-
L
H
L
H
H
H
X
-
L
H
H
X
X
X
X
-
H
L
X
X
X
X
X
L
H
X
X
X
X
X
Idle
Power
Down
Power Down Entry
Power Down Exit
-
H = High level, L = Low level, X = High or Low level (Don't care)
Sep. 2010
www.eorex.com
11/21
EM42AM1684RTC
3. Operative Command Table
Current
State
Idle
Row
Active
/CS
/R
/C
/W
Addr.
Command
Action
H
X
X
X
X
DESL
NOP
L
H
H
H
X
NOP
NOP
L
H
H
L
X
TERM
NOP
ILLEGAL (Note 1)
L
H
L
X
BA/CA/A10
READ/WRIT/BW
L
L
H
H
BA/RA
ACT
L
L
H
L
BA, A10
PRE/PREA
L
L
L
H
REFA
Auto refresh(Note 4)
L
L
L
L
MRS
Mode register
H
L
X
H
X
H
X
H
X
Op-Code,
Mode-Add
X
X
DESL
NOP
L
H
H
L
BA/CA/A10
READ/READA
NOP
NOP
Begin read,Latch CA, Determine
auto-precharge
L
H
L
L
BA/CA/A10
WRIT/WRITA
L
L
H
H
BA/RA
ACT
L
L
H
L
BA/A10
PRE/PREA
L
L
L
H
X
REFA
ILLEGAL
L
L
L
L
H
L
L
X
H
H
X
H
H
L
H
L
Bank active,Latch RA
NOP(Note 3)
Begin write,Latch CA, Determine
auto-precharge
ILLEGAL (Note 1)
Precharge/Precharge all
MRS
ILLEGAL
X
H
L
Op-Code,
Mode-Add
X
X
X
DESL
NOP
TERM
L
H
BA/CA/A10
READ/READA
NOP(Continue burst to end)
NOP(Continue burst to end)
Terminal burst
Terminate burst,Latch CA, Begin new
read, Determine Auto-precharge
L
H
H
BA/RA
ACT
L
L
H
L
BA, A10
PRE/PREA
L
L
L
H
REFA
ILLEGAL
L
L
L
L
MRS
ILLEGAL
H
L
L
X
H
H
X
H
H
X
H
L
X
Op-Code,
Mode-Add
X
X
X
DESL
NOP
TERM
L
H
L
H
BA/CA/A10
READ/READA
NOP(Continue burst to end)
NOP(Continue burst to end)
ILLEGAL
Terminate burst with DM=”H”,Latch
CA,Begin read,Determine auto-precharge
(Note 2)
L
H
L
L
BA/CA/A10
WRIT/WRITA
Terminate burst,Latch CA,Begin new
write, Determine auto-precharge (Note 2)
L
L
H
H
BA/RA
ACT
ILLEGAL (Note 1)
L
L
H
L
BA, A10
PRE/PREA
L
L
L
L
L
L
H
L
X
Op-Code,
REFA
MRS
Read
Write
Sep. 2010
ILLEGAL (Note 1)
Terminate burst, PrecharE
Terminate burst with DM=”H”, Precharge
ILLEGAL
ILLEGAL
www.eorex.com
12/21
EM42AM1684RTC
3. Operative Command Table (Continued)
Current
State
Read with AP
Write with AP
Pre-charging
Row
Activating
/CS
/R
/C
/W
Addr.
Command
Action
H
X
X
X
X
DESL
NOP(Continue burst to end)
L
H
H
H
X
NOP
NOP(Continue burst to end)
L
H
H
L
BA/CA/A10
TERM
H
L
X
BA/RA
READ/WRITE
ILLEGAL
ILLEGAL (Note 1)
L
L
L
H
H
BA/A10
ACT
ILLEGAL (Note 1)
L
L
H
L
X
PRE/PREA
ILLEGAL (Note 1)
L
L
L
H
REFA
ILLEGAL
L
L
L
L
MRS
ILLEGAL
H
L
L
X
H
H
X
H
H
X
H
L
X
Op-Code,
Mode-Add
X
X
X
DESL
NOP
TERM
L
H
L
X
BA/CA/A10
READ/WRITE
L
L
H
H
BA/RA
ACT
ILLEGAL (Note 1)
L
L
H
L
BA/A10
PRE/PREA
ILLEGAL (Note 1)
L
L
L
H
REFA
ILLEGAL
L
L
L
L
MRS
ILLEGAL
H
L
L
X
H
H
X
H
H
X
H
L
X
Op-Code,
Mode-Add
X
X
X
DESL
NOP
TERM
L
H
L
X
BA/CA/A10
READ/WRITE
L
L
H
H
BA/RA
ACT
L
L
L
L
H
L
L
H
PRE/PREA
REFA
L
L
L
L
H
L
L
X
H
H
X
H
H
X
H
L
BA/A10
X
Op-Code,
Mode-Add
X
X
X
DESL
NOP
TERM
L
H
L
X
BA/CA/A10
READ/WRITE
L
L
H
H
BA/RA
ACT
ILLEGAL (Note 1)
L
L
H
L
BA/A10
PRE/PREA
ILLEGAL (Note 1)
L
L
L
H
REFA
ILLEGAL
L
L
L
L
X
Op-Code,
Mode-Add
MRS
ILLEGAL
MRS
NOP(Continue burst to end)
NOP(Continue burst to end)
ILLEGAL
ILLEGAL (Note 1)
NOP(idle after tRP)
NOP(idle after tRP)
NOP
ILLEGAL (Note 1)
ILLEGAL (Note 1)
NOP(idle after tRP) (Note 3)
ILLEGAL
ILLEGAL
NOP(Row active after tRCD)
NOP(Row active after tRCD)
NOP
ILLEGAL (Note 1)
H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge
Sep. 2010
www.eorex.com
13/21
EM42AM1684RTC
3. Operative Command Table (Continued)
Current State
Write
Recovering
Refreshing
/CS
/R
/C
/W
Addr.
Command
Action
H
X
X
X
X
DESL
NOP
L
H
H
H
X
NOP
NOP
L
H
H
L
X
TERM
H
L
H
BA/CA/A10
READ
NOP
ILLEGAL(Note 1)
L
L
H
L
L
BA/CA/A10
WRIT/WRITA
L
L
H
H
BA/RA
L
L
H
L
BA/A10
PRE/PREA
L
L
L
H
REFA
ILLEGAL
L
L
L
L
MRS
ILLEGAL
H
L
L
L
L
L
L
X
H
H
H
L
L
L
X
H
H
L
H
H
L
X
H
L
X
H
L
H
L
L
L
L
X
Op-Code,
Mode-Add
X
X
X
BA/CA/A10
BA/RA
BA/A10
X
Op-Code,
Mode-Add
ACT
DESL
NOP
TERM
READ/WRIT
ACT
PRE/PREA
REFA
MRS
New write, Determine AP
ILLEGAL (Note 1)
ILLEGAL (Note 1)
NOP(idle after tRP)
NOP(idle after tRP)
NOP
ILLEGAL
ILLEGAL
NOP(idle after tRP)
ILLEGAL
ILLEGAL
H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge
Note 1: ILLEGAL to bank in specified states;
Function may be legal in the bank indicated by Bank Address (BA), depending on the state
of that bank.
Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
Note 3: NOP to bank precharging or in idle state.May precharge bank indicated by BA.
Note 4: ILLEGAL of any bank is not idle.
Sep. 2010
www.eorex.com
14/21
EM42AM1684RTC
4. Command Truth Table for CKE
Current State
Self Refresh
Both bank
precharge
power down
All Banks
Idle
Any State Other
than Listed above
CKE
n-1
n
/CS
/R
/C
/W
Addr.
Action
INVALID
Exist Self-Refresh
Exist Self-Refresh
ILLEGAL
ILLEGAL
ILLEGAL
NOP(Maintain self refresh)
INVALID
Exist Power down
Exist Power down
ILLEGAL
ILLEGAL
ILLEGAL
NOP(Maintain Power down)
Refer to function true table
(Note 3)
Enter power down mode
(Note 3)
Enter power down mode
ILLEGAL
ILLEGAL
Row active/Bank active
(Note 3)
Enter self-refresh
Mode register access
Special mode register access
H
L
L
L
L
L
L
H
L
L
L
L
L
L
H
H
X
H
H
H
H
H
L
X
H
H
H
H
H
L
H
L
X
H
L
L
L
L
X
X
H
L
L
L
L
X
X
H
X
X
H
H
H
L
X
X
X
H
H
H
L
X
X
X
X
X
H
H
L
X
X
X
X
H
H
L
X
X
X
X
X
X
H
L
X
X
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
L
L
L
L
H
H
L
H
L
L
L
H
L
X
H
H
L
L
X
X
X
RA
X
Op-Code
Op-Code
L
X
X
X
X
X
X
Refer to current state
H
H
X
X
X
X
X
Refer to command truth table
H = High level, L = Low level, X = High or Low level (Don't care)
Notes 1: After CKE’s low to high transition to exist self refresh mode.And a time of tRC(min) has to
be elapse after CKE’s low to high transition to issue a new command.
Notes 2:CKE low to high transition is asynchronous as if restarts internal clock.
Notes 3:Power down and self refresh can be entered only from the idle state of all banks.
Sep. 2010
www.eorex.com
15/21
EM42AM1684RTC
The Sequence of Power-Up and Initialization
The following sequence is required for Power-Up and Initialization.
1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
- Apply VDD before or at the same time as VDDQ.
- Apply VDDQ before or at the same time as VTT & VREF.
2. Start clock and maintain stable condition for a minimum of 200us.
3. The minimum of 200us after stable power and clock (CLK, CLK), apply NOP & take CKE high.
4. Precharge all banks.
5. Issue EMRS to enable DLL.(To issue “DLL Enable” command, provide “Low” to A0, “High” to
BA0 and “Low” to all of the rest address pins, A1~A11 and BA1)
6. Issue a mode register set command for “DLL reset”. The additional 200 cycles of clock input is
required to lock the DLL. (To issue DLL reset command, provide “High” to A8 and “Low” to BA0)
7. Issue precharge commands for all banks of the device.
8. Issue 2 or more auto-refresh commands.
9. Issue a mode register set command to initialize device operation.
Note1 Every “DLL enable” command resets DLL. Therefore sequence 6 can be skipped during
power up. Instead of it, the additional 200 cycles of clock input is required to lock the DLL after
enabling DLL.
Sep. 2010
www.eorex.com
16/21
EM42AM1684RTC
Mode Register Definition
Mode Register Set
The mode register stores the data for controlling the various operating modes of DDR SDRAM which
contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor’s specific
opinions. The defaults value of the register is not defined, so the mode register must be written after EMRS
setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS,
/CAS, /WE and BA0 ( The DDR SDRAM should be in all bank precharge with CKE already high prior to
writing into the mode register. ) The state of the address pins A0-A12 in the same cycle as /CS, /RAS,
/CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete
the write operation in the mode register. The mode register contents can be changed using the same
command and clock cycle requirements during operating as long as all banks are in the idle state. The
mode register is divided into various fields depending on functionality. The burst length uses A0-A2,
addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for
test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.
Sep. 2010
www.eorex.com
17/21
EM42AM1684RTC
Address input for Mode Register Set
BA1
BA0
0
MRS
A12
A11
A10
A9
RFU*
A8
A7
DLL
TM
A6
A5
A4
CAS Latency
A3
A2
BT
A1
A0
Bust Length
*RFU: Reserved for Future Use
An ~ A0
BA0
DLL Rest
A8
Mode
A7
Burst Type
A3
MRS cycle
0
No
0
Normal
0
Sequential
0
EMRS
1
Yes
1
Test
1
Interleave
1
Burst Latency
A2
A1
A0
Reserve
0
0
0
2
0
0
1
4
0
1
0
8
0
1
1
Reserve
1
0
0
Reserve
1
0
1
Reserve
1
1
0
Reserve
1
1
1
CAS Latency
A6
A5
A4
Reserved
0
0
0
Reserved
0
0
1
Reserved
0
1
0
3
0
1
1
Reserve
1
0
0
Reserve
1
0
1
2.5
1
1
0
Reserve
1
1
1
Sep. 2010
www.eorex.com
18/21
EM42AM1684RTC
Burst Type (A3)
Burst Length
2
4
8
A2
A1
A0
Sequential Addressing
Interleave Addressing
X
X
0
01
01
X
X
0
10
10
X
0
0
0123
0123
X
0
1
1230
1032
X
1
0
2301
2301
X
1
1
3012
3210
0
0
0
01234567
01234567
0
0
1
12345670
10325476
0
1
0
23456701
23016745
0
1
1
34567012
32107654
1
0
0
45670123
45670123
1
0
1
56701234
54761032
1
1
0
67012345
67452301
1
1
1
70123456
*Page length is a function of I/O organization and column addressing
76543210
DLL Enable / Disable
The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and
upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation
( upon existing Self Refresh Mode, the DLL is enable automatically. ) Any time the DLL is enabled, 200
clock cycles must occur before a READ command can be issued.
Output Drive Strength
The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also
support a weak drive strength option, intended for lighter load and/or point to point environments.
Sep. 2010
www.eorex.com
19/21
EM42AM1684RTC
Extended Mode Register Set ( EMRS )
The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode
register is not defined, so the extended mode register must be written after power up for enabling or
disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high
on BA0 ( The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the
extended mode register. ) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS,
/CAS, and /WE going low is written in the extended mode register. The mode register contents can be
changed using the same command and clock cycle requirements during operation as long as all banks are
in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address
pins except A0 and BA0 must be set to low for proper EMRS operation.
BA1
BA0
0
MRS
A12
A11
A10
A9
A8
A7
A6
A5
A4
RFU*
A3
A2
A1
A0
0
I/O
DLL
*RFU: Reserved for Future Use
Must be set to “0”
An ~ A0
BA0
I/O Strength
A1
DLL Enable
A0
MRS cycle
0
Full
0
Enable
0
EMRS
1
Half
1
Disable
1
Sep. 2010
www.eorex.com
20/21
EM42AM1684RTC
Package Description
66-Pin Plastic TSOP-II (400mil)
Dimension(mm)
Dimension(inch)
Symbol
A
Symbol
MIN
NOM
MAX
θ
0
-
8
MIN
NOM
MAX
MIN
NOM
MAX
-
-
1.2
-
-
0.047
θ1
0
-
-
10
15
20
10
15
20
A1
0.05
0.10
0.15
0.002
0.004
0.006
θ2
A2
0.95
1.00
1.05
0.037
0.039
0.041
θ3
b
0.22
-
0.38
0.009
-
0.015
b1
0.22
0.30
0.33
0.009
0.012
0.013
c
0.12
-
0.21
0.005
-
0.008
c1
0.10
0.127
0.16
0.004
0.005
0.006
D
22.22BSC
0.875BSC
0.71REF
0.028REF
E
11.76BSC
0.463BSC
E1
10.16BSC
0.400BSC
ZD
L
0.40
L1
0.50
0.60
0.016
0.020
0.80REF
0.031REF
0.65BSC
0.026BSC
0.024
R1
0.12
-
-
0.005
-
-
R2
0.12
-
0.25
0.005
-
0.010
Sep. 2010
www.eorex.com
21/21