IDT IDT74FCT163344PA

IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
3.3V CMOS ONE-TO-FOUR
ADDRESS/CLOCK DRIVER
DESCRIPTION:
FEATURES:
−
−
−
−
−
−
−
−
−
IDT74FCT163344/A/C
0.5 MICRON CMOS Technology
Typical tSK(o) (Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
VCC = 3.3V ±0.3V, Normal Range or VCC = 2.7V to 3.6V, Extended
Range
CMOS power levels (0.4µ W typ. static)
Rail-to-Rail output swing for increased noise margin
Low Ground Bounce (0.3V typ.)
Inputs (except I/O) can be driven by 3.3V or 5V components
Available in SSOP, TSSOP and TVSOP Packages
The FCT163344/A/C is a 1:4 address/clock driver built using advanced
dual metal CMOS technology. This high-speed, low power device provides
the ability to fanout to memory arrays. Eight banks, each with a fanout of
4, and 3-state control provide efficient address distribution. One or more
banks may be used for clock distribution.
The FCT163344/A/C have series current limiting resistors. These offer
low ground bounce, minimal undershoot and controlled output fall times,
reducing the need for external series terminating resistors.
A large number of power and ground pins ensure reduced noise levels.
All inputs are designed with hysteresis for improved noise margins.
The inputs of the FCT163344/A/C can be driven from either 3.3V or 5V
device. This feature allows the use of these devices as translators in a mixed
3.3V/5V supply system.
FUNCTIONAL BLOCK DIAGRAM
OE 1
1
OE 3
2
A1
A5
9
A2
30
B 54
41
B 21
A6
OE 2
37
B 24
OE 4
A7
44
B 34
A4
55
B 41
21
A8
B 71
43
20
23
B 64
56
48
B 31
15
B 61
42
28
16
B 51
36
B 14
14
13
A3
34
B 11
8
6
29
B 74
B 81
49
51
27
B 44
B 84
INDUSTRIAL TEMPERATURE RANGE
JUNE 2000
1
c
1999 Integrated Device Technology, Inc.
DSC-3249/-
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS(1)
PIN CONFIGURATION
OE1
1
56
B 11
2
55
OE4
Symbol
VTERM(2)
Description
Terminal Voltage with Respect to GND
Max
–0.5 to +4.6
Unit
V
B 81
VTERM(3)
Terminal Voltage with Respect to GND
–0.5 to +7
V
VTERM(4)
Terminal Voltage with Respect to GND
–0.5 to VCC+0.5
V
TSTG
Storage Temperature
–65 to +150
°C
IOUT
DC Output Current
–60 to +60
mA
B 12
3
54
B 82
GND
4
53
GND
B 13
5
52
B 83
B 14
6
V CC
51
B 84
7
50
V CC
A1
8
49
A8
B 21
9
48
B 22
10
47
B 72
GND
11
46
GND
B 23
12
45
B 73
B 24
13
44
B 74
43
A7
42
A6
B 31
14 SO56-1
15 SO56-2
SO56-3
16
41
B 61
B 32
17
40
B 62
GND
18
39
GND
B 33
19
38
B 63
B 34
20
37
B 64
A4
21
36
A5
V CC
22
35
V CC
B 41
23
34
B 51
B 42
24
33
B 52
GND
25
32
GND
B 43
26
31
B 53
B 44
27
30
B 54
29
OE 3
A2
A3
OE 2
28
3v16-link
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
2. VCC terminals.
3. Input terminals.
4. Outputs and I/O terminals.
B 71
CAPACITANCE (TA = +25OC, f = 1.0MHz)
Symbol
CIN
Parameter(1)
Input Capacitance
Conditions
VIN = 0V
Typ.
3.5
Max.
6
Unit
pF
COUT
Output Capacitance
VOUT = 0V
3.5
7
pF
NOTE:
1. This parameter is measured at characterization but not tested.
PIN DESCRIPTION
Pin Names
OEx
Description
3–State Output Enable Inputs (Active LOW)
Ax
Inputs
Bxx
3-State Outputs
FUNCTION TABLE
OEx
Inputs
Ax
Outputs
Bxx
L
L
L
L
H
H
H
X
Z
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High-Impedance
SSOP/ TSSOP/ TVSOP
TOP VIEW
2
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V
Symbol
VIH
Parameter
Input HIGH Level (Input pins)
Test Conditions(1)
Guaranteed Logic HIGH Level
Input HIGH Level (I/O pins)
VIL
Input LOW Level
Guaranteed Logic HIGH Level
Min.
2
Typ.(2)
—
Max.
5.5
2
—
Vcc+0.5
–0.5
—
0.8
V
—
—
±1
µA
Unit
V
(Input and I/O pins)
II H
II L
Input HIGH Current (Input pins)
VCC = Max.
VI = 5.5V
Input HIGH Current (I/O pins)
VI = VCC
—
—
±1
Input LOW Current (Input pins)
VI = GND
—
—
±1
Input LOW Current (I/O pins)
VI = GND
—
—
±1
VO = VCC
—
—
±1
VO = GND
—
—
±1
IOZH
High Impedance Output Current
IOZL
(3-State Output pins)
VCC = Max.
µA
VIK
Clamp Diode Voltage
VCC = Min., IIN = –18mA
—
–0.7
–1.2
V
IODH
Output HIGH Current
VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3)
–36
–60
–110
mA
IODL
Output LOW Current
VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3)
50
90
200
mA
VOH
Output HIGH Voltage
VCC = Min.
IOH = –0.1mA
VCC+0.2
—
—
V
VIN = VIH or VIL
IOH = –3mA
2.4
3
—
VCC = 3V
IOH = –8mA
2.4(5)
3
—
VCC = Min.
IOL = 0.1mA
—
—
0.2
VIN = VIH or VIL
IOL = 16mA
—
0.2
0.4
IOL = 24mA
—
0.3
0.55
0.3
0.5
–60
–135
–240
mA
—
150
—
mV
—
0.1
10
µA
VIN = VIH or VIL
VOL
Output LOW Voltage
VCC = 3V
IOL = 24mA
V
VIN = VIH or VIL
IOS
Short Circuit Current(4)
VH
Input Hysteresis
ICCL
ICCH
ICCZ
Quiescent Power Supply Current
VCC = Max., VO = GND(3)
—
VCC = Max.
VIN = GND or VCC
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. VOH = Vcc -0.6V at rated current.
3
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol
Test Conditions(1)
Parameter
Min.
Typ.(2)
Max.
Unit
—
2
30
µA
∆ICC
Quiescent Power Supply Current
TTL Inputs HIGH
VCC = Max.
VIN = VCC -0.6V(3)
ICCD
Dynamic Power Supply Current(4)
VCC = Max.
Outputs Open
OEx = GND
One Input Bit Toggling
Four Output Bits Toggling
50% Duty Cycle
VIN = VCC
VIN = GND
—
230
320
µ A/
MHz
IC
Total Power Supply Current(6)
VCC = Max.
Outputs Open
fi = 10MHz
50% Duty Cycle
OEx = GND
One Input Bit Toggling
Four Output Bits Toggling
VIN = VCC
VIN = GND
—
2.3
3.2
mA
VIN = VCC -0.6V
VIN = GND
—
2.3
3.2
VIN = VCC
VIN = GND
—
4.6
6.4
VIN = VCC -0.6V
VIN = GND
—
4.6
6.5
VCC = Max.
Outputs Open
fi = 2.5MHz
50% Duty Cycle
OEx = GND
Eight Input Bits Toggling
Thirty-Two Output Bits Toggling
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient.
3. Per TTL driven input; all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ∆ICC DHNT + ICCD (fCPNCP/2 + fiNi)
ICC = Quiescent Current (ICCL, ICCH and ICCZ)
∆ICC = Power Supply Current for a TTL High Input
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
NCP = Number of Clock Inputs at fCP
fi = Input Frequency
Ni = Number of Inputs at fi
4
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE(5)
FCT163344
Symbol
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tSK (b)
tSK (o)
Condition(1)
Parameter
Propagation Delay
CL = 50pF
Ax to Bxx
RL = 500Ω
Output Enable Time
OEx to Bxx
Output Disable Time
OEx to Bxx
Skew between outputs of same bank and
same package (same transition)(3,4)
Skew between outputs of all banks of same
package (A1 thru A8 tied together)(3,4)
Mil.(2)
FCT163344A
1.5
Max.
6.5
Mil.(2)
1.5
FCT163344C
1.5
Max.
4.8
Mil.(2)
1.5
Max.
4.3
Unit
ns
8
1.5
6.2
1.5
5.8
ns
1.5
7
1.5
5.6
1.5
5.2
ns
—
0.75
1.5
0.5
—
0.35
ns
—
1
1.5
0.5
—
0.5
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested. Skew is not guaranteed when VCC <0.3V.
5. Propagation Delays and Enable/Disable times are with VCC = 3.3V ±0.3V, Normal Range. For VCC = 2.7V to 3.6V, Extended Range, all Propagation
Delays and Enable/Disable times should be degraded by 20%.
5
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
SWITCH POSITION
TEST CIRCUITS FOR ALL OUTPUTS
6v
V CC
Test
Open
Open Drain
GND
500 Ω
Disable Low
6V
Enable Low
V OUT
V IN
Pulse
Generator
Switch
Disable High
D.U.T.
50pF
RT
GND
Enable High
500 Ω
All Other Tests
CL
Open
3v16-link
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.
SET-UP, HOLD, AND RELEASE TIMES
DATA
INPUT
3V
1.5V
0V
3V
1.5V
0V
tH
t SU
TIMING
INPUT
t REM
PRESET
CLEAR
ETC.
PRESET
CLEAR
CLOCK ENABLE
ETC.
t SU
PULSE WIDTH
LOW -HIGH-LOW
PULSE
3V
1.5V
0V
tW
3V
1.5V
0V
tH
1.5V
HIGH-LOW -HIGH
PULSE
1.5V
PROPAGATION DELAY
3V
1.5V
0V
SAM E PHASE
INPUT TRANSITION
t PLH
t PHL
V OH
1.5V
V OL
OUTPUT
tPLH
ENABLE AND DISABLE TIMES
t PHL
ENABLE
3V
CONTROL
INPUT
3V
1.5V
0V
OPPOSITE PHASE
INPUT TRANSITION
OUTPUT SKEW - tSK (x)
t PLH1
1.5V
SW ITCH
6V
OUTPUT
NORMALLY
HIGH
t PHL1
SW ITCH
GND
3V
3V
1.5V
0.3V
tPZH
V IH
VT
0V
0V
t PLZ
t PZL
OUTPUT
NORMALLY
LOW
INPUT
DISABLE
V OL
t PHZ
0.3V
V OH
1.5V
0V
0V
V OH
VT
V OL
OUTPUT 1
t SK(x)
t SK(x)
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
3. If Vcc is below 3V, input voltage swings should be adjusted not to
exceed Vcc.
V OH
VT
V OL
OUTPUT 2
t PLH2
t PH L2
t SK(x) = |t PLH2 - t PLH1 | or |t PHL2 - t PHL1 |
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
6
IDT74FCT163344/A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
INDUSTRIAL TEMPERATURE RANGE
ORDERING INFORMATION
ID T
XX
FCT
Tem p. R ange
XXX
XXX
XX
Fam ily
D evice Type
P ackage
PV
PA
PF
S hrink S m all O utline P ackage (S O 56-1)
Thin S hrink S m all O utline P ackage (S O 56-2)
Thin V ery S m all O utline P ackage (S O 56-3)
344
344A
344C
O ne-to-Four A ddress/C lock D river
163
D ouble-D ensity 3.3V
74
-40°C to +85°C
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
7