Technical Explanations

Technical Explanation
SEMIPACK®
Revision:
02
Issue date:
2015-07-10
Prepared by:
Pavol Snajdar
Approved by:
Melanie Gill
Keyword: SEMIPACK, technical, explanation, mounting, instruction, heat,
sink, surface, thermal, paste, thickness, screen, printing, unevenness,
roughness, assembly, torque, screw, speed, plug, sleeve, washer, kit,
mechanical, sample, datasheet, parameter, application, hardware, thermal,
material, data, laser, marking, data, matrix, code, label
1. Introduction ...............................................................................................................................3
1.1 Features ..............................................................................................................................3
1.2 Topologies ............................................................................................................................3
1.3 Type designation ...................................................................................................................4
1.4 Typical applications ...............................................................................................................4
2. Mechanical details of SEMIPACK products ......................................................................................5
2.1 SEMIPACK housings ...............................................................................................................5
2.2 Creepage and clearance distance ............................................................................................6
2.3 Different internal constructions ...............................................................................................6
2.4 Mechanical samples ...............................................................................................................8
3. Explanation of parameters ...........................................................................................................9
3.1 Measuring of thermal resistance Rth(j-c) and Rth(c-s) .....................................................................9
3.2 Transient thermal impedance ................................................................................................ 11
3.3 Explanation of electrical parameters ...................................................................................... 12
3.3.1 Insulation voltage Visol ................................................................................................... 12
3.3.2 Non-repetitive peak reverse voltage VRSM; [Non-repetitive peak off-state voltage VDSM] ......... 12
3.3.3 Repetitive peak reverse and off-state voltages [VDRM] and V RRM .......................................... 13
3.3.4 Direct reverse voltages VR for continuous duty .................................................................. 13
3.3.5 Mean forward [on-state] current IFAV, [ITAV] ...................................................................... 13
3.3.6 RMS forward [on-state] current IFRMS, [ITRMS] .................................................................... 13
3.3.7 Surge forward [on-state] current IFSM [ITSM] ...................................................................... 13
3.3.8 Surge current characteristics IF(OV), [IT(OV)] ....................................................................... 13
3.3.9 i2t value ....................................................................................................................... 13
3.3.10 [Critical rate of rise of on-state current (di/dt)cr] ............................................................... 13
3.3.11 [Critical rate of rise of off-state voltage (dv/dt)cr].............................................................. 14
3.3.12 Direct reverse [off-state] current IRD [IDD] ........................................................................ 14
3.3.13 Direct forward [on-state] voltage VF [VT].......................................................................... 14
3.3.14 Threshold voltage V(TO) [VT(TO)] and forward [on-state] slope resistance rT ............................ 14
3.3.15 [Latching current IL] ...................................................................................................... 14
3.3.16 [Holding current IH] ....................................................................................................... 14
3.3.17 Recovery charge Qrr ...................................................................................................... 14
3.3.18 [Circuit commutated turn-off time tq] .............................................................................. 15
3.3.19 [Gate trigger voltage VGT and Gate trigger current IGT ]...................................................... 15
3.3.20 [Gate non-trigger voltage VGD and Non-trigger current IGD ] ............................................... 15
3.3.21 [Time definitions for triggering] ...................................................................................... 16
3.3.22 [Gate-controlled delay time tgd] ...................................................................................... 16
3.3.23 [Gate controlled rise time tgr] ......................................................................................... 16
3.3.24 [Gate current pulse duration tgt] ..................................................................................... 16
3.3.25 Thermal resistances Rth(x-y) and thermal impedances Z th(x-y) ............................................... 16
3.3.26 Temperatures ............................................................................................................... 17
3.3.27 Mechanical limiting values .............................................................................................. 17
4. Qualification ............................................................................................................................ 18
4.1 Surge overload current ........................................................................................................ 18
4.2 Insulation test .................................................................................................................... 18
4.3 Tests using change of temperature ........................................................................................ 18
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
PROMGT.1026/ Rev.3/ Template Technical Explanation
Page 1/48
4.4
4.5
4.6
Thermal cycling load tests using pulsed loading and constant cooling ......................................... 18
Standard tests for qualification ............................................................................................. 19
Lifetime calculations ............................................................................................................ 20
5. Application .............................................................................................................................. 23
5.1 Voltage Class Selection ........................................................................................................ 23
5.2 Overvoltage Protection ......................................................................................................... 23
5.3 Overcurrent and Short Circuit Protection ................................................................................ 24
5.4 Permissible Overcurrents ...................................................................................................... 24
5.5 FAQ for Applications ............................................................................................................ 24
5.5.1 Difference between SKKT.../ and SKKT...B ....................................................................... 24
5.5.2 Derating of rectifier current at higher frequencies ............................................................. 25
5.5.3 MTBF value .................................................................................................................. 25
5.5.4 Why SEMIKRON defines the min. VGT and IGT, however some competitors give max. VGT and IGT
values in their datasheets? ....................................................................................................... 26
5.5.5 Resistance of semiconductor: ......................................................................................... 27
6. Mounting Instruction ................................................................................................................. 27
6.1 Heatsink and Surface Specifications, Preparation ..................................................................... 27
6.2 Applying Thermal Paste ........................................................................................................ 27
6.3 Assembly Process ................................................................................................................ 28
6.3.1 Mounting torque on heat sink MS ..................................................................................... 28
6.4 Mounting hardware for SEMIPACK® modules........................................................................... 29
6.4.1 Available mounting hardware.......................................................................................... 29
6.4.2 Available heatsinks ........................................................................................................ 30
7. Thermal material data ............................................................................................................... 30
7.1 SEMIPACK 1.5 thermal material data ..................................................................................... 31
7.2 SEMIPACK 1.6 thermal material data ..................................................................................... 32
7.3 SEMIPACK 2 soldered package thermal material data .............................................................. 33
7.4 SEMIPACK 3 soldered package thermal material data .............................................................. 34
7.5 SEMIPACK 3 pressure package thermal material data .............................................................. 35
7.6 SEMIPACK 4 pressure package thermal material data .............................................................. 36
7.7 SEMIPACK 5 pressure package thermal material data .............................................................. 37
7.8 SEMIPACK 6 pressure package thermal material data .............................................................. 38
8. Laser marking .......................................................................................................................... 39
9. Data matrix code ...................................................................................................................... 39
10. Packaging specification.............................................................................................................. 40
10.1 Packing boxes ..................................................................................................................... 40
10.2 Package label content take SP5 or lower ................................................................................ 41
11. Description of the figures in the datasheet ................................................................................... 42
11.1 SEMIPACK® thyristor modules .............................................................................................. 42
11.2 SEMIPACK® diode modules .................................................................................................. 43
12. List of Figures .......................................................................................................................... 44
13. Symbols and Terms .................................................................................................................. 45
14. References .............................................................................................................................. 48
15. History .................................................................................................................................... 48
16. Disclaimer ............................................................................................................................... 48
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 2/48
1.
Introduction
As the first insulated power module in the world, SEMIPACK 1 was invented in 1975 by SEMIKRON. Now
SEMIPACK has already become a complete family with different case sizes and configurations. SEMIPACK
products have the widest output current range up to 1200 A, reverse voltage from 600V to 2200V. At
present, there are two production locations for SEMIPACK products: SKSK (Slovakia) aimed at soldered
bonded and pressure contact modules, and SKI (Italy) which manufactures fast diode modules and special
types.
1.1
Features
Semiconductor chips soldered onto ceramic insulated metal baseplate (SEMIPACK 0…2 and a part of
SEMIPACK 3 modules) or pressure contact modules (SEMIPACK 3, 4, 5 and 6) with very high load cycle
capability.
SEMIPACK products consist of thyristor modules, rectifier diode modules and fast diode modules. The
corresponding current rating and voltage class is given below:
For thyristor modules: current ratings from 15A to 800A, voltage classes from 600V to 2200V.
For rectifier diode modules: current ratings from 15A to 1200A, voltage classes from 400V to 2200V.
For fast diode modules: current ratings from 40A to 308A, voltage classes from 400V to 1700V.
Optimum heat transfer to the heat sink using ceramic insulated metal baseplate with Al2O3 (SEMIPACK
0,1,2 and part of SEMIPACK 3) or AlN (SEMIPACK 3,4,5,6) insulating substrate and copper baseplate.
Thyristor chips in SEMIPACK 3…6 with amplifying gate to reduce the gate current
Fast diode modules with diodes in diffusion, Epitaxial and CAL (Controlled Axial Lifetime) technology up to
600 A and 1700 V.
UL recognized; file no. E 63 532
1.2
Topologies
SEMIPACK products are available as single component elements or double packs with internal, functional
interconnection. Available topologies are shown below:
Figure 1: SEMIPACK standard topologies
SKKD
SKKE
SKKH
SKKT
SKET
Other topologies on request.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 3/48
1.3
Type designation
SK KT 280 / 22 E H4
1
2 3
4
5
6
1:
2:
3:
4:
5:
SEMIKRON component
Topology of internal connection, please refer to Fig.1-2
Rated current (ITAV [A])
Voltage class (VRRM[V])
dv/dt class
D: 500 V/μs
E: 1000 V/μs
G: 2000 V/μs
6: Option, where applicable, e.g. H4= Visol 4.8 kV
1.4
-
Typical applications
Soft starters for induction motors
Line rectifier for transistorized AC motor controllers
DC motor control (e.g. for machine tools)
Field supply for DC motors
Temperature control (e.g. for ovens, chemical processes)
Professional light dimming (studios, theatres)
UPS
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 4/48
2.
2.1
Mechanical details of SEMIPACK products
SEMIPACK housings
Figure 2: SEMIPACK housings
SEMIPACK 0
SEMIPACK 1.5
SEMIPACK 1.6
SEMIPACK 2
SEMIPACK 3 bonded
SEMIPACK 3
pressure contact
SEMIPACK 4
SEMIPACK 5
SEMIPACK 6
SEMIPACK has 7 different housing sizes, from SEMIPACK 0 to SEMIPACK 6. Below are main dimensions of
different housings:
Table 1: Main dimensions of different SEMIPACK housing sizes
SEMIPACK 0
61
21
25
SEMIPACK 1
93
20
30
SEMIPACK 2
94
34
30
SEMIPACK 3
115
51
54
SEMIPACK 4
101
50
52
SEMIPACK 5
150
60
52
SEMIPACK 6
176
70
90
For SEMIPACK products, general tolerance of catalogue drawings is ±0.5mm, if not stated differently.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 5/48
2.2
Creepage and clearance distance
All SEMIPACK thyristor and diode modules comply with the required creepage and clearance distances in
accordance with DIN EN 50178
The following values are complied with:
Table 2: Creepage and clearance distances for SEMIPACK
[mm]
Clearance distance
Creepage distance
Terminal
1-2
2-3
1-2
2-3
SEMIPACK 1.5
10
10
14
14
SEMIPACK 1.6
10
10
15
15
9
9
14
14
SEMIPACK 3 bonded
37
17
37
17
SEMIPACK pressure contact
37
17
37
17
SEMIPACK 4
19
--
19
--
SEMIPACK 5
19
25
23
28
SEMIPACK 6
84
--
84
--
SEMIPACK 2
2.3
Different internal constructions
In order to satisfy various market demands, SEMIPACK family has three different internal constructions:
- soldered construction (SEMIPACK 1)
- bonded construction (SEMIPACK 0, 2, 3)
- pressure contact construction (SEMIPACK 3, 4, 5, 6)
Soldered construction - the contact is established by solder layers.
Figure 3: SEMIPACK 1 soldered construction
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 6/48
Bonded construction - the connection between chips and DBCs is realized by bond wires.
Figure 4: SEMIPACK 2 bonded construction
Pressure construction - the contact is established by pressure, solder free assembly.
Figure 5: SEMIPACK 3 pressure contact construction
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 7/48
2.4
Mechanical samples
Following SEMIPACK mechanical samples can be ordered. Corresponding Item-Numbers are given below:
Table 3: Item numbers of SEMIPACK mechanical samples
Item Number
Type
Internal construction
SEMIPACK 1.5
soldered
SEMIPACK 1.6
soldered
SEMIPACK 2
bonded
SEMIPACK 3
bonded
SEMIPACK 3
pressure contact
SEMIPACK 4
pressure contact
SEMIPACK 5
pressure contact
SEMIPACK 6
pressure contact
Case picture (not to scale)
07891011
07890100
07890098
07890096
07898690
07890094
07898785
07890092
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 8/48
3.
3.1
Explanation of parameters
Measuring of thermal resistance Rth(j-c) and Rth(c-s)
The definition for thermal resistance Rth is the difference between two defined temperatures divided by the
power loss P which gives rise to the temperature difference under steady state conditions:
Rth1 2  
ΔT T1  T2

PV
PV
(3-1)
Depending upon the choice of the two temperatures the following thermal resistances can be distinguished:
-
thermal
thermal
thermal
thermal
resistance
resistance
resistance
resistance
junction to case Rth(j-c),
case to heatsink Rth(c-s),
heatsink to ambient Rth(s-a),
junction to ambient Rth(j-a), etc.
The data sheet values for the thermal resistances are based on measured values. As can be seen in
equation (3-1), the temperature difference ΔT has a major influence on the Rth value. As a result, the
reference points and the measurement methods will have a major influence too.
SEMIKRON measures the Rth(j-c) and Rth(c-s) using method A shown in Figure 6: Method A as used for
SEMIPACK, location of reference points for Rth measurement. This means the reference points are as
follows:
For Rth(j-c) they are a virtual junction of the chip (Tj) and the bottom side of the module (Tc), measured
directly underneath the chip via a drill hole in the heat sink. Reference point 1, in Figure 6: Method A as
used for SEMIPACK, location of reference points for Rth measurement.
For Rth(c-s) once again the bottom side of the module (Tc) is measured as described above. The heat sink
temperature Ts is measured on the top of the heat sink surface as close to the chip as possible.
Figure 6: Method A as used for SEMIPACK, location of reference points for Rth measurement
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 9/48
Figure 7: Method B, location of reference points for Rth measurement
As explained above, the measurement method and the reference points have a significant influence on the
Rth value. Some competitors use method B, as shown in Figure 7: Method B, location of reference points for
Rth measurement. The main difference is the second reference point for the measurement of R th(c-s). See
reference point 2 in Figure 7: Method B, location of reference points for Rth measurement. This reference
point is very close to the bottom side of the module inside the heat sink, i.e. in a drill hole. Due to the
temperature distribution inside the heat sink (as shown in Figure 8: Thermal distribution and positions of
different reference points for Tj, Tc, Ts and Ta for the methods A and B), the temperature difference ΔT (=
Tc-Ts) is very small, meaning that Rth(c-s) will be very small, too.
Figure 8: Thermal distribution and positions of different reference points for Tj, Tc, Ts and Ta for the
methods A and B shows the temperature distribution and the location of the reference points for the
different measurement methods. If equation (3-1) is taken into consideration, it is clear that R th(c-s) in
method B must be smaller. That said, the reduction in Rth(c-s) must ultimately be added to Rth(s-a) (see
Figure 9: Comparison of the resulting Rth values for the different methods), meaning that at least the
thermal resistance Rth(j-a) between junction and the ambient turns out to be the same, regardless of what
measurement method is used.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 10/48
Figure 8: Thermal distribution and positions of different reference points for Tj, Tc, Ts and Ta
for the methods A and B
Figure 9: Comparison of the resulting Rth values for the different methods
For further information on the measurement of thermal resistances and understanding of datasheet values
please refer to:
-
3.2
M. Freyberg, U. Scheuermann, “Measuring Thermal Resistance of Power Modules “; PCIM Europe,
May, 2003
Dr. Arendt Wintrich, “Comparing the Incomparable”; Bodo’s Power Systems® March 2011
Transient thermal impedance
When switching on a “cold” module, the thermal resistance Rth appears smaller than the static value as
given in the data sheets. This phenomenon occurs due to the internal thermal capacities of the package.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 11/48
These thermal capacities are “uncharged” and will be charged with the heating energy resulting from the
losses during operation. In the course of this charging process the R th value seems to increase. During this
time it is therefore called transient thermal impedance Zth. When all thermal capacities are charged and the
heating energy has to be emitted to the ambience, the transient thermal resistance Z th has reached static
data sheet value Rth.
The advantage of this behaviour is the short-term overload capability of the power module.
Figure 10: Example of the transient thermal impedance junction to case
During SEMIKRON’s module qualification process the transient thermal behaviour is measured. On the
basis of this measurement mathematical model is derived, resulting in the following equation (3-2):
-t
-t
-t






Z th t   R11  e 1   R 2 1  e 2   ...  Rn 1  e n 












For SEMIPACK modules coefficients Rn,
n ,
please refer to the tables on page 16
(3-2)
“Transient thermal
impedance analytical elements” in 2004 SEMIKRON data book.
3.3
Explanation of electrical parameters
The terms in [ ] apply for thyristors only.
3.3.1
Insulation voltage Visol
The insulation voltage of SEMIPACK® modules is a guaranteed value for the insulation between the
terminals and the base plate. The limiting value 3.6 kVrms specified for 1s is subject to 100% production
testing.
All terminals - including the gate connections - must be interconnected during dielectric testing. All
specifications for the final product's dielectric test voltage are described in the IEC publications IEC 601461-1 and EN 60146-1-1 (VDE 0558-11), EN 50 178 (VDE 0160), as well as in UL 1557. For railway
applications, for instance, please refer to the specifications of the IEC 61287-1 standard.
3.3.2
Non-repetitive peak reverse voltage VRSM; [Non-repetitive peak off-state voltage VDSM]
Maximum permissible value for non-repetitive, occasional transient peak voltages.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 12/48
3.3.3
Repetitive peak reverse and off-state voltages [VDRM] and V RRM
Maximum permissible value for repetitive transient off-state and reverse voltages.
3.3.4
Direct reverse voltages VR for continuous duty
Maximum permissible direct reverse voltage for stationary operation for diodes (V R) [or thyristors (VD, VR)].
This value is 0.7 VRRM [0.7 VDRM].
3.3.5
Mean forward [on-state] current IFAV, [ITAV]
The symbols IFAV, [ITAV] are used to refer to both the mean current values in general and the current limits.
The limiting values are absolute maximum continuous values for the on-state current load of a diode
[thyristor] for a given current waveform and given cooling conditions (e.g. case temperature Tc). At this
current value, the maximum permissible junction temperature is reached, with no margins for overload or
worst-case reserves. The recommended maximum continuous current is therefore approximately 0.8 I TAV .
For operation frequencies of between 40 Hz and 200 Hz the maximum mean on-state current can be taken
from Fig. 1 of the datasheet. If standard diodes and thyristors (diodes/thyristors for line application) are
operated at frequencies of between 200 Hz and 500 Hz, further current reductions should be carried out to
compensate for the switching losses that are no longer negligible.
3.3.6
RMS forward [on-state] current IFRMS, [ITRMS]
The symbols IFRMS, [ITRMS] are used to refer to both the mean current values and the current limits. The
limiting values are absolute maximum values for the continuous on-state current for any chosen current
waveform and cooling conditions.
3.3.7
Surge forward [on-state] current IFSM [ITSM]
Peak value for a surge current in the form of a single sinusoidal half wave which lasts for 10 ms. After
occasional current surges with current values up to the given surge forward current, the diode [thyristor]
can withstand the reverse voltages specified in Fig. 8 or Fig. 16 of the datasheets.
3.3.8
Surge current characteristics IF(OV), [IT(OV)]
Peak values for full or part sinusoidal half wave currents lasting between 1 ms and 10 ms or for sequential
sinusoidal half wave currents with a maximum duration of 10 ms, permissible under fault conditions only,
i.e. the diode [thyristor] may only be subjected to this value occasionally; the controllability of a thyristor
may be lost during overload. The overload current depends on the off-state voltage value across the
component (cf. Fig. 8 or Fig. 16 of the datasheets).
3.3.9
i2t value
This value is given to assist in the selection of suitable fuses to provide protection against damage caused
by short circuits and is given for junction temperatures of 25 °C and 125 °C. The i 2 t value of the fuse for
the intended input voltage and the prospective short circuit in the device must be lower than the i 2t of the
diode [thyristor] for t = 10 ms. When the operating temperature increases, the i 2t value of the fuse falls
more rapidly than the i2 t value of the diode [thyristor], a comparison between the i 2t of the diode
(thyristor) for 25 °C and the i2t value of the (unloaded) fuse is generally sufficient.
The i2t value is calculated from the surge on-state current ITSM using the equation:
thw
i
2
TS
0
2
dt  I TSM

thw
2
(3-3)
Where thw is the duration of the half sinewave for which ITSM has been specified. Thus at 50 Hz thw/2 =
0,005 s. i2t has practically the same value for 60 as for 50 Hz since the 10% higher ITSM is balanced out by
the lower value for thw :
1.12  8.3  10.
3.3.10 [Critical rate of rise of on-state current (di/dt)cr]
Immediately after the thyristor has been triggered, only part of the chips conducts the current flow,
meaning that the rate rise of the on-state current has to be limited. The critical values specified apply to
the following conditions: repetitive loads of between 50 and 60 Hz; a peak current value corresponding to
the peak value of the permissible on-state current for sinusoidal half waves; a gate trigger current that is
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 13/48
five times the peak trigger current with a rate of rise of at least 1 A/µs. The critical rate of rise for on-state
current falls as the frequency increases, but rises as the peak on-state current decreases. For this reason,
for frequencies > 60 Hz and pulses with a high rate of rise of current, the peak on-state current must be
reduced to values below those given in the datasheets.
3.3.11 [Critical rate of rise of off-state voltage (dv/dt)cr]
The values specified apply to an exponential increase in off-state voltage to 0.66 VDRM. If these values are
exceeded, the thyristor can break over and self-trigger.
3.3.12 Direct reverse [off-state] current IRD [IDD]
Maximum reverse [off-state] current for the given temperature and maximum voltage. This value depends
exponentially on the temperature.
3.3.13 Direct forward [on-state] voltage VF [VT]
Maximum forward voltage across the main terminals for a given current at 25 °C.
3.3.14 Threshold voltage V(TO) [VT(TO)] and forward [on-state] slope resistance rT
These two values define the forward characteristics (upper value limit) and are used to calculate the
instantaneous value of the forward power dissipation PF [PT] or the mean forward power dissipation PFAV
[PTAV]:
PF[T] = VT(TO) * IF[T] + rT * i2F[T]
PF[T]AV = VT(TO) * IF[T]AV + rT * I2F[T]RMS
I2F[T]RMS / I2F[T]AV = 360° / Θ
for square-wave pulses
I2F[T]RMS / I2F[T]AV = 2.5 or
I2F[T]RMS / I2F[T]AV = (π/2) 2 * 180° / Θ
for [part] sinusoidal half waves
Θ: Current flow angle
iF[T]: Instantaneous forward current value
IF[T]RMS: RMS forward [on-state] current
IF[T]AV: Mean forward [on-state] current
3.3.15 [Latching current IL]
Minimum anode current, which at the end of a triggering pulse lasting 10 µs will hold the thyristor in its onstate. The values specified apply to the triggering conditions stipulated in the section on "Critical rate of
rise of on-state current".
3.3.16 [Holding current IH]
Minimum anode current which will hold the thyristor in its on-state at a temperature of 25 °C. If the
thyristor is switched on at temperatures below 25 °C, the values specified may be exceeded.
3.3.17 Recovery charge Qrr
Qrr is the total charge which flows through the main circuit (current-time area) during commutation against
the reverse recovery time trr. The corresponding characteristic in the datasheet shows this value's
dependence on the forward current threshold value IFM [ITM] before commutation, as well as the forward
current rate of fall di/dt (cf. Fig. 1 of the datasheet).
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 14/48
Figure 11: Current curve during diode/thyristor turn-off
The following relations exist between trr, Qrr, the current fall time tf and the peak reverse recovery current
IRM (cf. Fig. 1 of the datasheet):
trr = IRM / (- diF[T]/dt) + tf
trr = SQR ( 2 * Qrr / (- diF[T]/dt) + t f2 / 4 ) + tf / 2
IRM = 2 * Qrr / trr
IRM = SQR ( 2 * Qrr * (- diF[T]/dt) + t f2 / 4 * (- diF[T]/dt)2 ) - tf / 2 * (- diF[T]/dt)
If the fall rate of the forward current IF [IT] is very low, tf will be small in comparison to trr and the
equations can be simplified as follows:
trr = SQR ( 2 * Qrr / (- diF[T]/dt) )
IRM = SQR ( 2 * Qrr * (- diF[T]/dt) )
3.3.18 [Circuit commutated turn-off time tq]
The circuit commutated turn-off time lies in the range of several hundred µs and constitutes the time
required for a thyristor to discharge to allow it to take on forward voltage again. This value is defined as
the time that elapses between zero crossing of the commutation voltage and the earliest possible load with
off-state voltage. In the case of thyristors for phase-commutated converters and a.c. converters, the circuit
commutated turn-off time is usually of no significance. For this reason, the datasheets contain typical
values only, and no guarantee is given for these values.
3.3.19 [Gate trigger voltage VGT and Gate trigger current IGT ]
Minimum values for square-wave triggering pulses lasting longer than 100 µs or for d.c. with 6 V applied to
the main terminals. These values will increase if the triggering pulses last for less than 100 µs. For 10 µs,
for instance, the gate trigger current IGT would increase by a factor of between 1.4 and 2. Firing circuits
should therefore be arranged in such a way that trigger current values are 4 to 5 times larger than I GT. If
the thyristor is loaded with reverse blocking voltage, no trigger voltage may be applied to the gate in order
to avoid a non-permissible increase in off-state power losses and the formation of hot spots on the
thyristor chip.
3.3.20 [Gate non-trigger voltage VGD and Non-trigger current IGD ]
These trigger voltage and current values will not cause the thyristor to fire within the permissible operating
temperature range. Inductive or capacitive interference in the triggering circuits must be kept below these
values.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 15/48
3.3.21 [Time definitions for triggering]
Fig. 3-7 shows the characteristics of gate trigger signal VG and anode-cathode voltage VAK which define the
time intervals for the triggering process.
Figure 12: Time definitions for thyristor triggering
3.3.22 [Gate-controlled delay time tgd]
Time interval between the start of a triggering pulse and the point at which the anode-cathode voltage falls
to 90 % of its starting value. The datasheet specifies a typical value which is applicable, provided the
following conditions are fulfilled:
-
Square-wave gate pulse, duration 100 μs
Anode-cathode starting voltage 0.5 VDRM
On-state current after firing approx. 0.1 ITAV @ 85 °C
Junction temperature during firing approx. 25 °C
3.3.23 [Gate controlled rise time tgr]
Period within which the anode-cathode voltage falls from 90 % to 10 % of its starting value during firing.
3.3.24 [Gate current pulse duration tgt]
The sum of the gate controlled delay time tgd and the gate controlled rise time t gr.
3.3.25 Thermal resistances Rth(x-y) and thermal impedances Z th(x-y)
For SEMIPACK® modules, thermal resistances/impedances are given for the heat flow between points "x"
and "y". The indices used are as follows:
j - junction
c - case/base plate
s - heatsink
r - reference point
a - ambient
The contact thermal resistance case to heat sink Rth(c-s) applies provided the assembly instructions are
followed. In such cases, the given dependences of the internal thermal resistance junction to case R th(j-c) on
the current waveform and the current flow angle should take into account any deviations from the
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 16/48
maximum instantaneous value of the mean junction temperature calculated. The values given in the
datasheet tables apply to sinusoidal half waves only. Values for other current waveforms can be taken from
the figures of the datasheet.
The thermal resistance junction to ambient Rth(j-a) to be used in Fig. 1 and Fig.11 of the datasheet
comprises the following components:
Rth(j-a) = Rth(j-c) + Rth(c-s) + N * Rth(h-a)
where N: the number of thyristors or diodes operating simultaneously on one heat sink.
The thermal resistance Rth(h-a) of the heat sink decreases as the following parameters increase: power
dissipation, the cooling air flow rate, the number of SEMIPACK ® modules mounted and the distance
between the individual modules.
The transient thermal impedances in the SEMIPACK® modules Zth(j-c) and Zth(j-s) are shown in the diagrams
Fig. 6 and Fig 14 of the datasheets as a function of the time t. For times > 1 s, the transient thermal
impedance Z th(s-a) of the heat sink must be added to this in order to calculate the total thermal impedance.
For this purpose, the datasheets for SEMIKRON heat sinks normally contain a diagram illustrating the given
thermal impedance Zth(s-a) or Zth(c-a) as a function of the time t. When several components are being
mounted on one heat sink, in order to calculate the transient thermal impedance of one component, the
thermal heat sink impedance must be multiplied by the total number of components N.
3.3.26 Temperatures
The most important referential value for calculating limiting values is the maximum permissible junction
temperature Tj. At most in the event of a circuit fault (e.g. when a fuse is activated) may this value be
exceeded briefly (cf. "Surge on-state current"). Another important reference point for the permissible
current capability is the case temperature Tc. In SEMIPACK® modules, the measuring point for Tc
(Reference point/Reference temperature Tcref ) is the hottest point of the baseplate beneath the hottest
chip, measured through a hole in the heat sink. The heat sink temperature Ts is of particular interest for
defining power dissipation and heat sink. In SEMIPACK® modules the measuring point for T s (Reference
point/Reference temperature Tsref) is the hottest point of the heat sink besides the baseplate, measured
from above on the sidewall of the module (cf. IEC 60747-1 and IEC 60747-15). The permissible ambient
conditions without current or voltage stress are described, among other things, by the maximum
permissible storage temperature Tstg. The parameter T stg is also the maximum permissible case
temperature, which must not be exceeded as a result of internal or external temperature rise.
3.3.27 Mechanical limiting values
The
Ms
Mt
a
limiting values for mechanical load are specified in the datasheets, e.g.:
: Max. tightening torque to heat sink
: Max. tightening torque to terminals
: Max. permissible amplitude of vibration or shock acceleration in x, y and z direction.
If SEMIPACK® modules with no hard mould are to be used in rotating applications, the soft mould mass
may come away and leak. In such cases, Please contact SEMIKRON for these applications.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 17/48
4.
4.1
Qualification
Surge overload current
Figure 13: Surge overload current vs. time
Peak value of overload current IT(OV) permissible under fault conditions normalised to the surge on-state
current ITSM shown as a function of the duration of the fault t. The parameter is the peak reverse voltage to
be reapplied immediately after the fault current has ceased. For faults lasting longer than 10 ms the graph
assumes the current waveform to be a series of half sinewaves of 8.3 or 10 ms duration occurring at a rate
of one every 16.6 or 20 ms.
0. VRRM: no reverse voltage reapplied,
½. VRRM: a voltage equal to half the repetitive peak reverse voltage rating reapplied,
.
1 VRRM: a voltage equal to the full repetitive peak reverse voltage rating reapplied.
4.2
Insulation test
The insulation voltage of SEMIPACK modules is a guaranteed value for the insulation between the terminals
and the base plate. The limiting value 4.8 kVrms specified for 1 s is subject to 100% production testing.
All terminals – including the gate connections - must be interconnected during dielectric testing. All
specifications for the final products dielectric test voltage are described in the IEC publications IEC 601461-1.
4.3
Tests using change of temperature
Since the external contacts have a significantly higher thermal expansion coefficient than the silicon chip, it
is apparent that temperature cycling, which stresses these external contacts, is in turn a particularly good
test for checking the load cycling stability of the internal contacts. The test can be carried out by using the
same methods as described in the above section for the testing for leaks in the encapsulation using thermal
cycling. After the testing, the first criteria used for checking whether the contacts have withstood the
stresses imposed, is to check the thermal resistance, but additionally the forward and reverse
characteristics are checked.
4.4
Thermal cycling load tests using pulsed loading and constant cooling
Tests which use external heating and cooling of the component deviate from actual operation conditions in
so far as here the component under test is uniformly heated and cooled, whereas in reality a varying
temperature gradient occurs between the silicon chip and the outside. Therefore it is recommended,
particularly for the type tests of a newly development component, that a further test method is used, which
makes it possible in a short time to go through a large number of cycles giving similar stresses to those
which occur in the actual working environment. To achieve this the component under test is brought in
close contact with a water cooled heat sink, so that the case temperature is kept almost constant, and by
applying short, high current pulses the silicon chip is cyclically heated up to almost its maximum allowable
junction temperature. During the intervals between the pulses the junction cools down very rapidly. This
method produces periodically a high temperature gradient between the silicon chip and the mounting
surface.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 18/48
4.5
Standard tests for qualification
The objectives of the test programme are:
1.
2.
3.
4.
To
To
To
To
ensure general product quality and reliability.
evaluate design limits by performing stress tests under a variety of test conditions.
ensure the consistency and predictability of the production processes.
assess process and design changes with regard to their impact on reliability.
Following table lists the standard tests for qualifications:
Figure 14: SEMIKRON standard test for product qualification
More detail to the above specified quality test or specific test results are available upon request. A complete
document is available for customer presentation. Please contact SEMIKRON SEMIPACK® Product
Management.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 19/48
4.6
Lifetime calculations
The lifetime of a power module is limited by mechanical fatigue of the package. This fatigue is caused by
thermally induced mechanical stress caused by different coefficients of thermal expansion (CTE). This
means that in the course of heating (power on) and cooling (power off) = temperature swing (power
cycle), the materials expand differently due to their different CTEs. Since the materials are joined, they are
unable to expand freely, leading to the aforementioned thermally induced mechanical stress.
Figure 15: Cross sectional view of SEMIPACK package, including the coefficients of thermal
expansion (at 20 °C)
When temperature changes, the mechanical stresses that occur inside the different material layers lead to
material fatigue. The bigger the temperature difference (ΔT), the more stress is induced. With every
temperature cycle aging takes place. Wire bonding and solder layers are particularly affected by this. This
aging results in small cracks which start at the edges and increase in the direction of the centre of the
material with every power cycle that occurs. The higher the medium temperature Tjm, the faster the cracks
grow, because the activating energy is higher.
The typical resulting failure picture from field returns is “lift off” of the wire bonds. This means that the
cracks meet in the centre and open the connection in such a way that the wire bond is loose.
This shows that the lifetime is determined by the number of temperature cycles, which can be withstood by
the module. In the 90’s intensive investigations were carried in this area, including a research project
known as the “LESIT study”. One of the main findings of this study was the equation given below (4-1),
which shows relationship between the number of cycles Nf and the junction temperature difference ΔTj and
the medium temperature Tjm.
SEMIPACK modules are based on the same design principles as the modules which were investigated in the
course of the LESIT study. For this reason the LESIT results may be used for life time estimations. That
said, the reliability of power modules has improved since the LESIT study was concluded, which is why the
results of equation (4-1) can be seen as a worst-case scenario.
 Ea 

Nf  A  ΔT jα  exp 
k T 
B
jm


(4-1)
With adjusted parameters for the Figure 17: “LESIT” curves for soldered contact modules, based on
experimental results
A = 3.025e5
α = -5.039
Ea = 9.891e-20 [J]
kB = Boltzmann constant; ΔTj and Tjm in [K]
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 20/48
Figure 17: “LESIT” curves for soldered contact modules, based on experimental results, shows the
experimental results of the LESIT study (as bullet points) as well as the results of equation (4-1) as drawn
lines.
Figure 16: Example of Tjm and ΔTj
Figure 17: “LESIT” curves for soldered contact modules, based on experimental results
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 21/48
Figure 18: “LESIT” curves for pressure contact modules, based on experimental results*
* The data base for this lifetime curve is limited.
For further information on the lifetime calculations for power modules please refer to:
M. Held et.al., “Fast Power Cycling Tests for IGBT Modules in Traction Application“; Proceedings PEDS,
pp 425 – 430, 1997 [4]
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 22/48
5.
Application
The terms in [ ] apply solely to thyristors
5.1
Voltage Class Selection
The table below contains the recommended voltage class allocations for the repetitive peak reverse
voltages VRRM [VDRM] of SEMIPACK ® modules and rated AC input voltage VVN.
Figure 19: Recommended voltage class allocations for the repetitive peak reverse voltages
VRRM[VDRM]
As detailed in the technical explanations, the maximum permissible value for direct reverse voltages
(continuous duty) across diode (VR) [or thyristors (VD, VR)] in stationary operations is 0.7 VRRM [0.7 VDRM].
5.2
Overvoltage Protection
It is well known that single crystal semiconductor devices are sensitive to over-voltages. Every time their
specified reverse voltage is exceeded it can lead to their destruction. It is therefore necessary to protect
silicon diodes and thyristors against voltage transients however caused, i.e. the transient voltages must be
reduced to values below the maximum specified limits for the semiconductor device.
A variety of well tried and tested components are suitable for the above suppression. The most important
are:
- resistors and capacitors (RC snubber networks)
- varistors
- silicon avalanche diodes
The RC network operates by forming a series resonant circuit with existing inductances which transforms
any steeply rising transient voltage into a damped sinewave of lower amplitude. The power of the voltage
transient is converted from a high value of short duration to a lower value extending over a longer period
of time.
All the other components listed above use non-linear characteristics. Their internal resistances reduce as
the applied voltage increases. Together with the other resistances and inductances in the circuit, they build
non-linear voltage dividers which allow low voltages to go through unattenuated, but clip high voltages
above a defined level. The energy of the transient voltage is again spread over a longer period, and is
almost completely absorbed by the suppression component.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 23/48
The suppression components can be positioned on the a.c. side of the diode or thyristor stack, on the d.c.
side, or across each semiconductor device in the circuit. The advantages and disadvantages of these
various arrangements will be considered separately for each type of suppression component.
RC snubber circuits are often connected in parallel to the diode [thyristor] to provide protection from
transient overvoltage, although in some cases varistors are used. Due to the RC circuit the rate of rise of
voltage is limited during commutation, which reduces the peak voltages across the circuit inductors.
For higher circuit requirements, the RC circuit design should first be tested experimentally. The table below
contains sample resistance and capacitance values recommended by SEMIKRON for standard line
applications.
Table 4: Sample recommended resistance and capacitance values
VVN≤250V
VVN≤400V
VVN≤500V
VVN≤660V
SKKx15 … 27
0.22µF
68Ω / 6W
0.22µF
68Ω / 6W
0.1µF
100Ω / 10W
-
SKKx42 … 107
0.22µF
33Ω / 10W
0.22µF
47Ω / 10W
0.1µF
68Ω / 10W
0.1µF
100Ω / 10W
SKKx122 … 260
(on P3 heatsink)
0.22µF
33Ω / 10W
0.22µF
47Ω / 10W
0.1µF
68Ω / 10W
0.1µF
100Ω / 10W
SKKx122 … 260
(higher currents)
0.47µF
33Ω / 25W
0.47µF
33Ω / 25W
0.22µF
47Ω / 25W
0.22µF
68Ω / 50W
5.3
Overcurrent and Short Circuit Protection
If short circuit protection is required for the diodes, [thyristors], (ultra fast) semiconductor fuses are used.
These are to be dimensioned on the basis of the forward current and i 2t value.
Other types of protection for high current circuits are, for example, fuses which isolate damaged diodes
[thyristors] from the parallel connections. To protect components from statically non-permissible high
overcurrents, it is possible to use magnetic or thermal overcurrent circuit breakers or temperature sensors
on the heat sinks. Although these do not detect dynamic overload within a circuit. For this reason,
temperature sensors are used mainly with forced air cooling in order to protect the diodes [thyristors] in
the event of a fan failure.
5.4
Permissible Overcurrents
The permissible forward currents for short-time or intermediate operation, as well as for frequencies below
40 Hz are to be calculated on the basis of the transient thermal impedance or the thermal impedance under
pulse conditions so that the junction temperature Tj does not exceed the maximum permissible value at
any time.
5.5
5.5.1
FAQ for Applications
Difference between SKKT.../ and SKKT...B
Q: What is the difference between SEMIPACK Thyristor modules with and without the extension B (for
example SKKT57 and SKKT57B)?
A: The difference is the arrangement of the control connectors Gate (G) and Auxiliary Cathode (K),
concerning SEMIPACK1 with 4 auxiliary connectors only.
For SKKT20 … SKKT107
For SKKT20B … SKKT107B
: G1/K1 G2/K2
: G1/K1 K2/G2
Aim is to cover a wide variety of topologies.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 24/48
5.5.2
Derating of rectifier current at higher frequencies
Q: Is a derating of the rectifier current necessary at higher frequencies?
A: Line rectifiers like diodes or thyristors are usable without current derating in a frequency range of
16.66Hz to 400Hz. Above this frequency is needed a derating, because of the normally neglected switching
losses.
5.5.3
MTBF value
Failure rate is the frequency, with which an engineered system or component fails, expressed for example
in failures per hour. It is often denoted by the Greek letter λ (lambda) and is important in reliability theory.
Λ=FIT=
nf
N t
nf - Number of observed failures
N - Number of observed components
t - Observation time
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 25/48
Figure 20: Information about the calculation of reliability
In practice, the reciprocal rate MTBF is more commonly expressed and used for high quality components or
systems.
Mean time between failures (MTBF) is the mean (average) time between failures of a system, and is often
attributed to the “useful life” of the device i.e. not including ‘infant mortality’ or ‘end of life’ if the device is
not repairable. Calculations of MTBF assume that a system is “renewed” i.e. fixed, after each failure, and
then returned to service immediately after failure. The average time between failing and being returned to
service is termed mean down time (MDT) or mean time to repair (MTTR).
More information: http://en.wikipedia.org/wiki/Mean_Time_Between_Failures
MTBF values given below are evaluated from the customer returns only, without any measurements.
Therefore, the values are for reference only and cannot be guaranteed.
Figure 21: Estimated FIT and MTBF values of SEMIPACK products
5.5.4
Why SEMIKRON defines the min. VGT and IGT, however some competitors give max. VGT
and IGT values in their datasheets?
Due to the following reason SEMIKRON specifies IGT and VGT in datasheets as min. values:
In the chapter "Modules-Explanations-SEMIPACK" in our data sheet catalogue the definition of IGT and VGT
is: Minimum values for square-wave triggering pulses lasting longer than 100µs or for d.c.. The values are
necessary to fire a thyristor at Tvj=25°C properly. Therefore, we give the min. IGT and VGT values in our
datasheets.
Max. IGT and VGT values given in competitor datasheets are sometimes called highest gate current/voltage,
which cannot be exceeded in order to keep thyristor not firing. i.e. customer can apply max. I GT and VGT
values to the thyristor without firing it.
Both definitions have the same meaning and are only expressed in a different way.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 26/48
5.5.5
Resistance of semiconductor:
It is impossible to measure the resistance of a semiconductor with an Ohm meter.
Reasons are the leakage current and the nonlinear characteristics of semiconductor, which can vary over
several decades
The gate - cathode terminals can be checked with a "diode" function of a multimeter, but not with the
resistor function.
6.
6.1
Mounting Instruction
Heatsink and Surface Specifications, Preparation
In order to ensure good thermal contact and to obtain the thermal contact resistance values specified in
the datasheets, the contact surface of the heat sink must be clean and free from dust particles. It is useful
to clean the mounting surface of the heat sink with wipes and an alcohol cleaner, e.g. isopropanol, right
before the mounting process. The following mechanical specifications have to be met:
Unevenness of heat sink mounting area must be ≤ 50μm per 100 mm (DIN EN ISO 1101)
Roughness Rz: < 10 μm (DIN EN ISO 4287)
No steps > 10 μm (DIN EN ISO 4287)
Figure 22: Heat sink surface specification
6.2
Applying Thermal Paste
Before assembly onto the heat sink, the module baseplate or the contact surface of the heat sink must be
evenly coated with a thin layer of a thermal compound. A layer thickness of 50 µm – 100 µm is
recommended for Silicone Paste P 12 from WACKER CHEMIE or silicone-free paste HTC from
ELECTROLUBE.
Figure 23: Wet film thickness gauge 5-150 µm
Fa. ELCOMETER Instruments GmbH
Ulmer Str. 68
D-73431 Aalen
Germany
phone: +49-7361-52806-0
web: www.elcometer.de
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 27/48
SEMIKRON recommends using screen printing to apply a homogenous layer of thermal paste. In certain
cases, a hard rubber roller might be suitable for the application of thermal paste. Weight measurements
(spot test) on module before and after thermal compound printing is a good possibility to apply statistical
process control to the printing process without performing destructive testing with the film thickness
gauge.
6.3
6.3.1
Assembly Process
Mounting torque on heat sink MS
To secure SEMIPACK modules, the use of steel screws (DIN 7984-8.8) in combination with suitable washers
and spring lock washers or combination screws is strongly recommended. The specified torque value must
be observed.
Table 5: Mounting details
SEMIPACK 0
soldered
modules
Mounting
screw
2 pcs M4
SEMIPACK 1, 2
soldered
modules
SEMIPACK 3
soldered
bonded
modules
SEMIPACK 3, 4, 5
pressure contact
modules
SEMIPACK 6
pressure contact
modules
2 pcs M5 x 18
4 pcs M5 x 18
4 pcs M5 x 20
4 pcs M6 x 20
(DIN 7984-8.8)
(DIN 7984-8.8)
(DIN 7984-8.8)
(DIN 7984-8.8)
/
Mounting
speed
-
max. 300 rpm
max. 300 rpm
max. 300 rpm
max. 300 rpm
Pretightening
torque
-
0.6 Nm
0.6 Nm
0.6 Nm
0.6 Nm
4.25–5.75 Nm
4.25–5.75 Nm
4.25–5.75 Nm
5.1–6.9 Nm
Final
torque MS
1.275–1.725
Nm
A pre-tightening torque and retightening to the given torque value is recommended. For the screwing
process the speed has to be limited and soft torque limitation is recommended to avoid torque peaks,
which may occur with pneumatic screwdrivers. Calibrated screwdrivers (manual screwdriver or electrical
screwdriver) are recommended.
The screws must be tightened in diagonal order with equal torque in several steps until the specified torque
value MS has been reached. An example of the diagonal mounting order is shown in Figure 24.
Figure 24: Example of mounting order
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 28/48
6.4
6.4.1
Mounting hardware for SEMIPACK® modules
Available mounting hardware
There are complete kits available for SEMIPACK® 1, 2, 3 (bonded or pressure contact) and 4. No kits are
available for SEMIPACK 0, 5 and 6.
Table 6: Mounting hardware for SEMIPACK modules
Hardware needed
for one
SEMIPACK®
SEMIPACK® 1
a:SKKD/E
b:SKKT/H/L
SEMIPACK® 2
SEMIPACK® 3
bonded and pressure
contact modules
SEMIPACK® 4
Gate female plug:
b: 2 pcs.
2.8 x 0.8
4 pcs.
2.8 x 0.8
a: 4 pcs.
2.8 x 0.8
2 pcs.
2.8 x 0.8
Insulating sleeve:
b: 4 pcs.
-
-
-
Double plug caps:
-
2 pcs. (right + left)
a: 2 pcs. (right + left)
1 pc. (right)
Baseplate screws:
2 pcs.
M5 x 18
socket head
2 pcs.
M5 x 18
socket head
a: bonded modules:
4 pcs. M5 x 18
socket head,
b: pressure contact
modules: 4 pcs.
M5 x 20 socket head
4 pcs. M5 x 18
socket head,
modules on heat
sink P3: 4 pcs.
M5 x 20 socket
head
Terminal screws:
3 pcs.
M5 x 10
pozidrive head
3 pcs.
M6 x 12
pozidrive head
a: 3 pcs. M8 x 16
hexagon head
2 pcs. M10 x 50
with two nuts M10
Washers:
captive
(3 pcs. Ø6.4mm)
captive
(2 pcs. Ø10.5mm)
Spring washers:
captive
(3 pcs. Ø6.4mm)
captive
2 pcs. Ø10.5mm
Part No. of the
complete kit:
For 12
modules:
a: 33704200
b: 33403900
For 8 modules:
33404000
For 3 modules:
a: 33404100
For 3 modules:
33404500
Two different double plug caps are available. The double plug cap with right nose is used for terminals 4
and 5 of SEMIPACK 2, 3, 4 and 5. The double plug cap with left nose is used for terminals 6 and 7 of
SEMIPACK 2, 3, 5 and 6.
The kits contain baseplate and terminal screws, gate plugs, insulating sleeves and double plug caps,
depending on the ordered type of the module.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 29/48
6.4.2
Available heatsinks
Table 7: Heatsink types
R4A
P3
P21
X
X
X
SEMIPACK® 2
X
X
SEMIPACK® 3
X
X
SEMIPACK® 4
X
X
SEMIPACK® 1
SEMIPACK® 5
X
SEMIPACK® 6
X
Integrated rails for easy mounting of the modules. Heatsinks are available in different lengths. For further
details please see the heatsink datasheets on our website www.semikron.com [1].
7.
Thermal material data
For thermal simulations it is necessary to have the thermal material parameters as well as the typical
thickness of the different layers in the package. In the tables below this data is given for SEMIPACK
modules. For better understanding the sketches show the different layers of the packages.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 30/48
7.1
SEMIPACK 1.5 thermal material data
Figure 25: Sketch of SEMIPACK 1.5 soldered package (cross sectional view)
Terminal
Solder
Chip (Thyristor, Diode)
Solder
Molybdenum
Solder
Terminal
Solder
Metallization
Ceramic
Metallization
Solder
Base plate
Thermal paste
Heat sink
Table 8: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminals
Cu/Fe/Ni
0.5
Solder
PbSn5Ag2.5
0.17
35
1
11120
Chip
Si
0.44
124
750
2330
Solder
PbSn5Ag2.5
0.13
35
1
11120
Molybdenum
Mo
0.3
142
276
10220
Solder
SnCu3In0.5Ag
0.1
0.13
66
1
7340
Terminal
Cu
1
384
390
8960
Solder
SnCu3In0.5Ag
0.1
0.075
66
1
7340
Metallization
Cu
0.2
384
390
8960
Ceramic
Al2O3
0.25
24
830
3780
Metallization
Cu
0.2
384
390
8960
Solder
SnCu3In0.5Ag
0.1
0.075
66
1
7340
Baseplate
Cu
2.5
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 31/48
7.2
SEMIPACK 1.6 thermal material data
Figure 26: Sketch of SEMIPACK 1.6 soldered package (cross sectional view)
Terminal
Solder
Chip (Thyristor, Diode)
Solder
Metallization
Ceramic
Metallization
Solder
Base plate
Thermal paste
Heat sink
Table 9: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminal
Cu
0.5
384
390
8960
Solder
PbSn5Ag2.5
0.1
420
230
11000
Chip
Si
0.44
124
750
2330
Solder
SnCu3In0.5
0.1
66
1
7340
Metallization
Cu
0.2
384
390
8960
Ceramic
Al2O3
0.25
24
830
3780
Metallization
Cu
0.2
384
390
8960
Solder
SnCu3In0.5
0.075
66
1
7340
Baseplate
Cu
2
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 32/48
7.3
SEMIPACK 2 soldered package thermal material data
Figure 27: Sketch of SEMIPACK 2 soldered package (cross sectional view)
Chip (Thyristor, Diode)
Solder
Metallization
Ceramic
Metallization
Solder
Base plate
Thermal paste
Heat sink
Table 10: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Chip
Si
0.53
124
750
2330
Solder
SnCu3In0,5Ag
0,1
0,08
66
1
7340
Metallization
Cu
0.3
384
390
8960
Ceramic
Al2O3
0.63
24
830
3780
Metallization
Cu
0.3
384
390
8960
Solder
SnCu3In0,5Ag
0,1
0,1
66
1
7340
Baseplate
Cu
3
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 33/48
7.4
SEMIPACK 3 soldered package thermal material data
Figure 28: Sketch of SEMIPACK 3 soldered package (cross sectional view)
Chip (Thyristor, Diode)
Solder
Metallization
Ceramic
Metallization
Solder
Base plate
Thermal paste
Heat sink
Table 11: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
0.53
124
750
2330
Chip
Si
Solder
SnCu3In1Ag0,
1
0,1
66
1
7340
Metallization
Cu
0.3
384
390
8960
Ceramic
Al2O3
0.63
24
830
3780
Metallization
Cu
0.3
384
390
8960
Solder
SnCu3In1
0,1
66
1
7340
Baseplate
Cu
4
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 34/48
7.5
SEMIPACK 3 pressure package thermal material data
Figure 29: Sketch of SEMIPACK 3 pressure package (cross sectional view)
Copper terminal
Molybdenum
Chip (Thyristor, Diode)
Molybdenum
Copper terminal
Ceramic
Base plate
Thermal paste
Heat sink
Table 12: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminal
Cu
3.4
384
390
8960
Molybdenum
Mo
0.3
142
276
10280
Chip
Si
0.44
124
750
2330
Molybdenum
Mo
0.3
142
276
10280
Terminal
Cu
3.4
384
390
8960
Ceramic
AlN
1
180
738
3320
Baseplate
Cu
8
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 35/48
7.6
SEMIPACK 4 pressure package thermal material data
Figure 30: Sketch of SEMIPACK 4 pressure package (cross sectional view)
Copper terminal
Molybdenum
Chip solder
Chip (Thyristor, Diode)
Chip solder
Molybdenum
Copper terminal
Ceramic
Base plate
Thermal paste
Heat sink
Table 13: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminal
Cu
7 + 26.5
384
390
8960
Molybdenum
Mo
0.95
142
276
10280
Chip solder
PbSnAg alloy
~0.07
35
1
11120
Chip
Si
0.42
124
750
2330
Chip solder
PbSnAg alloy
~0.07
35
1
11120
Molybdenum
Mo
0.95
142
276
10280
Terminal
Cu
5.5
384
390
8960
Ceramic
AlN
1
180
738
3320
Baseplate
Cu
9.8
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 36/48
7.7
SEMIPACK 5 pressure package thermal material data
Figure 31: Sketch of SEMIPACK 5 pressure package (cross sectional view)
Copper terminal
Molybdenum
Chip (Thyristor, Diode)
Molybdenum
Copper terminal
Ceramic
Base plate
Thermal paste
Heat sink
Table 14: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminal
Cu
4.6
384
390
8960
Molybdenum
Mo
0.3
142
276
10280
Chip
Si
0.44
124
750
2330
Molybdenum
Mo
0.3
142
276
10280
Terminal
Cu
4.6
384
390
8960
Ceramic
AlN
1.5
180
738
3320
Baseplate
Cu
10.7
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 37/48
7.8
SEMIPACK 6 pressure package thermal material data
Figure 32: Sketch of SEMIPACK 6 pressure package (cross sectional view)
Copper terminal
Molybdenum
Chip (Thyristor, Diode)
Molybdenum
Copper terminal
Ceramic
Base plate
Thermal paste
Heat sink
Table 15: Material data for thermal simulations
Layer
Material
Layer
thickness
Spec. thermal
conductivity
Spec. thermal
capacity
Density
[mm]
[W/m/K]
[J/kg/K]
[kg/m3]
Terminal
Cu
4.8
384
390
8960
Molybdenum
Mo
0.49
142
276
10280
Chip
Si
0.46
124
750
2330
Molybdenum
Mo
2
142
276
10280
Terminal
Cu
4
384
390
8960
Ceramic
AlN
3
180
738
3320
Baseplate
Cu
14.7
384
390
8960
Thermal paste
Customer
specific
Heat sink
Customer
specific
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 38/48
8.
Laser marking
Figure 33: Laser marking on modules
2
1
3
7
4
5
6
Table 16: Laser marking description of SEMIPACK 1 module
1
SEMIKRON logo, with product line designation “SEMIPACK®”
2
UL logo, SEMIPACK is UL recognised, file name: E63532
3
Type designation
4
Circuit diagram
5
Data Matrix Code
6
Date code – 5 digits: YYWWL (L = Lot of same type per week)
7
Code for internal use. This code is not necessarily on each module.
9.
Data matrix code
The Data Matrix Code contains the following information:
-
Type description
Part number
Lot number
Measurement number
Measurement line number
Production tracking number
Datecode
Sequential lot number (lot of same type per week)
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 39/48
10. Packaging specification
10.1 Packing boxes
Figure 34: Standard packing boxes for SEMIPACK 1 modules (12 pieces)
Full box
Partially filled box
Closed box with label
Figure 35: Standard packing boxes for SEMIPACK 2 modules (8 pieces)
Full box
Closed box with label
Figure 36: Standard packing boxes for SEMIPACK 3 and 4 modules (3 pieces)
Full box
Closed box with label
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 40/48
Figure 37: Standard packing boxes for SEMIPACK 5 modules (2 pieces)
Full box
Partially filled box
Closed box with label
Figure 38: Standard packing boxes for SEMIPACK 6 modules (1 piece)
Full box
Closed box with label
10.2 Package label content
Figure 39: SEMIPACK packing boxes label
1
2
3
5
4
1 - SEMIKRON logo
2 - Type designation
3 - Date code
4 - SEMIKRON part number - also as a bar code
5 - Quantity - also as a bar code
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 41/48
11. Description of the figures in the datasheet
11.1 SEMIPACK® thyristor modules
Fig. 1
Left: Power dissipation PTAV as a function of the mean on-state current ITAV for smoothed d.c. (cont.),
sinusoidal half waves (sin. 180) and square-wave pulses (rec. 15...180) for a single thyristor (typical
values)
Right: Max. permissible power dissipation PTAV as a function of the ambient temperature Ta (temperature
of the cooling air flow) for the total thermal resistances (junction to ambient air) R th(j-a) (typical values)
Fig. 2
Left: Total power dissipation PTOT of a SEMIPACK® module used in an a.c. controller application (W1C a.c.
converter) as a function of the maximum rated rms current IRMS at full conduction angle (typical values)
Right: Max. permissible power dissipation PTOT and resultant case temperature Tc as a function of the
ambient temperature Ta; Parameter: Heatsink thermal resistance case to ambient air Rth(c-a) (including the
total contact thermal resistance 1/2 Rth(c-s) between a SEMIPACK® module and the heat sink. For the power
dissipation given on the l.h.s. vertical, the case temperatures given on the r.h.s. vertical are permissible
Fig. 3
Left: Total power dissipation PTOT of 2 SEMIPACK® modules in a two-pulse bridge connection (B2C) as a
function of the output direct current ID at full conduction angle for resistive (R) and inductive (L) load
(typical values)
Right: Max. permissible power dissipation PTOT and resultant case temperature Tc as a function of the
ambient temperature Ta; Parameter: Heat sink thermal resistance case to ambient air Rth(c-a) (including the
total contact thermal resistance 1/4 Rth(c-s) between a SEMIPACK® module and the heat sink. For the power
dissipation given on the l.h.s. vertical, the case temperatures given on the r.h.s. vertical are permissible
Fig. 4
Left: Total power dissipation PTOT of 3 SEMIPACK® modules in a six-pulse bridge connection (B6C) or in an
a.c. controller connection (W3C) as a function of the direct output current I D at full conduction angle
resistive (R) and inductive (L) load (typical values)
Right: Max. permissible power dissipation PTOT and resultant case temperature Tc as a function of the
ambient temperature Ta; Parameter: Heat sink thermal resistance case to ambient air Rth(c-a) (including the
total contact thermal resistance 1/6 Rth(c-s) of a SEMIPACK® module and the heat sink. For the power
dissipation given on the l.h.s. vertical, the case temperatures given on the r.h.s. vertical are permissible
Fig. 5
Typical recovery charge Qrr for the max. permissible junction temperature as a function of the rate of fall of
the forward current -diT/dt during turn-off, Parameter: Peak on-state current ITM before commutation
Fig. 6
Transient thermal impedances junction to case Zth(j-c) and junction to sink Zth(j-s) for smoothed d.c. as a
function of the time t elapsed after a step change in power dissipation, for a single thyristor
Fig. 7
Forward characteristics: on-state voltage VT as a function of the on-state current IT; typical and maximum
values for Tj = 25 °C and Tjmax
Fig. 8
Surge current characteristics: Ratio of permissible overload on-state current IT(OV) for 10 ms to surge onstate current ITSM, shown as a function of the load period t; Parameter: Ratio V R / VRRM of the reverse
voltage V R, which lies between the given sinusoidal half waves, to the peak reverse voltage VRRM
Fig. 9
Gate voltage VG as a function of the gate current IG, indicating the regions of possible (BMZ) and certain
(BSZ) triggering for various junction temperatures Tj. The current and voltage values of the triggering
pulses must lie within the range of certain (BSZ) triggering, but the peak pulse power P G must not exceed
that given for the pulse duration t p. Curve 20 V; 20 Ω is the output characteristic of suitable trigger
equipment.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 42/48
11.2 SEMIPACK® diode modules
Fig. 11
Left: Mean power dissipation PFAV as a function of the mean continuous forward current IFAV for smoothed
d.c. (cont.), sinusoidal half waves (sin. 180) and square-wave pulses (rec. 15...180) for a single diode
(typical values)
Right: Max. permissible power dissipation PFAV as a function of the ambient temperature Ta (temperature of
the cooling air flow) for different total thermal resistances (junction to ambient air) R th(j-a) (typical values)
Fig. 12
Left: Total power dissipation PTOT of 2 SEMIPACK® modules in a two-pulse bridge connection (B2C) as a
function of the output direct current ID (typical values)
Right: Max. permissible power dissipation PTOT and resultant case temperature Tc as a function of the
ambient temperature Ta; Parameter: Heat sink thermal resistance case to ambient air Rth(c-a) (including the
total contact thermal resistance 1/4 Rth(c-s) between a SEMIPACK® module and the heat sink. For the power
dissipation given on the l.h.s. vertical, the case temperatures given on the r.h.s. vertical are permissible
Fig. 13
Left: Total power dissipation PTOT of 3 SEMIPACK® modules in a six-pulse bridge connection (B6C) as a
function of the direct output current ID (typical values)
Right: Max. permissible power dissipation PTOT and resultant case temperature Tc as a function of the
ambient temperature Ta; Parameter: Heat sink thermal resistance case to ambient air Rth(c-a) (including the
total contact thermal resistance 1/6 Rth(c-s) between a SEMIPACK® module and the heat sink. For the power
dissipation given on the l.h.s. vertical, the case temperatures given on the r.h.s. vertical are permissible
Fig. 14
Transient thermal impedances junction to case Z th(j-c) and junction to heat sink Zth(j-s) of a single diode for
smoothed d.c. as a function of the time t elapsed after a step change in power dissipation
Fig. 15
Forward characteristics: forward voltage VF as a function of the forward current IF; typical and maximum
values for Tj = 25 °C and Tjmax
Fig. 16
Surge current characteristics: Ratio of permissible overload on-state current IT(OV) to surge on-state current
I TSM for 10 ms as a function of the load period t; Parameter: Ratio V R / VRRM of the reverse voltage VR,
which lies between the given sinusoidal half waves, to the peak reverse voltage VRRM
Additional figures for special types may be available on request.
Please direct all requests and questions to SEMIKRON SEMIPACK® Product Management.
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 43/48
12. List of Figures
Figure 1: SEMIPACK standard topologies ............................................................................................3
Figure 2: SEMIPACK housings ...........................................................................................................5
Figure 3: SEMIPACK 1 soldered construction .......................................................................................6
Figure 4: SEMIPACK 2 bonded construction .........................................................................................7
Figure 5: SEMIPACK 3 pressure contact construction ............................................................................7
Figure 6: Method A as used for SEMIPACK, location of reference points for Rth measurement ...................9
Figure 7: Method B, location of reference points for Rth measurement ................................................. 10
Figure 8: Thermal distribution and positions of different reference points for Tj, Tc, Ts and Ta for the
methods A and B ........................................................................................................................... 11
Figure 9: Comparison of the resulting Rth values for the different methods ........................................... 11
Figure 10: Example of the transient thermal impedance junction to case .............................................. 12
Figure 11: Current curve during diode/thyristor turn-off ..................................................................... 15
Figure 12: Time definitions for thyristor triggering ............................................................................. 16
Figure 13: Surge overload current vs. time ....................................................................................... 18
Figure 14: SEMIKRON standard test for product qualification............................................................... 19
Figure 15: Cross sectional view of SEMIPACK package, including the coefficients of thermal expansion (at
20 °C) .......................................................................................................................................... 20
Figure 16: Example of Tjm and ΔTj .................................................................................................. 21
Figure 17: “LESIT” curves for soldered contact modules, based on experimental results ......................... 21
Figure 18: “LESIT” curves for pressure contact modules, based on experimental results* ....................... 22
Figure 18: Recommended voltage class allocations for the repetitive peak reverse voltages VRRM[VDRM] 23
Figure 19: Information about the calculation of reliability.................................................................... 26
Figure 20: Estimated FIT and MTBF values of SEMIPACK products ....................................................... 26
Figure 21: Heat sink surface specification ......................................................................................... 27
Figure 22: Wet film thickness gauge 5-150 µm .................................................................................. 27
Figure 23: Example of mounting order ............................................................................................. 28
Figure 24: Sketch of SEMIPACK 1.5 soldered package (cross sectional view) ......................................... 31
Figure 25: Sketch of SEMIPACK 1.6 soldered package (cross sectional view) ......................................... 32
Figure 26: Sketch of SEMIPACK 2 soldered package (cross sectional view)............................................ 33
Figure 27: Sketch of SEMIPACK 3 soldered package (cross sectional view)............................................ 34
Figure 28: Sketch of SEMIPACK 3 pressure package (cross sectional view) ........................................... 35
Figure 29: Sketch of SEMIPACK 4 pressure package (cross sectional view) ........................................... 36
Figure 30: Sketch of SEMIPACK 5 pressure package (cross sectional view) ........................................... 37
Figure 31: Sketch of SEMIPACK 6 pressure package (cross sectional view) ........................................... 38
Figure 32: Laser marking on modules............................................................................................... 39
Figure 33: Standard packing boxes for SEMIPACK 1 modules (12 pieces) ............................................. 40
Figure 34: Standard packing boxes for SEMIPACK 2 modules (8 pieces) ............................................... 40
Figure 35: Standard packing boxes for SEMIPACK 3 and 4 modules (3 pieces) ...................................... 40
Figure 36: Standard packing boxes for SEMIPACK 5 modules (2 pieces) ............................................... 41
Figure 38: Standard packing boxes for SEMIPACK 6 modules (1 piece) ................................................. 41
Figure 39: SEMIPACK packing boxes label......................................................................................... 41
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
1: Main dimensions of different SEMIPACK housing sizes ..............................................................5
2: Creepage and clearance distances for SEMIPACK .....................................................................6
3: Item numbers of SEMIPACK mechanical samples ....................................................................8
4: Sample recommended resistance and capacitance values ....................................................... 24
5: Mounting details................................................................................................................ 28
6: Mounting hardware for SEMIPACK modules .......................................................................... 29
7: Heatsink types .................................................................................................................. 30
8: Material data for thermal simulations ................................................................................... 31
9: Material data for thermal simulations ................................................................................... 32
10: Material data for thermal simulations ................................................................................. 33
11: Material data for thermal simulations ................................................................................. 34
12: Material data for thermal simulations ................................................................................. 35
13: Material data for thermal simulations ................................................................................. 36
14: Material data for thermal simulations ................................................................................. 37
15: Material data for thermal simulations ................................................................................. 38
16: Laser marking description of SEMIPACK 1 module ............................................................... 39
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 44/48
13. Symbols and Terms
Letter Symbol
Term
(di/dt)cr
Critical rate of rise of on-state current
(dv/dt)cr
Critical rate of rise of off-state voltage
a.c., AC
Alternating current
Al2O3
Aluminium oxide
AlN
Aluminium nitride
BMZ
The region of possible triggering
BSZ
The region of certain triggering
CTE
Coefficient of thermal expansion
d.c., DC
Direct current
DCB, DBC
Direct Copper Bonding, also Direct Bonding Copper, a type of substrate
di/dt
Change of current per time
DIN
Deutsches Institut für Normung e.V. (DIN; in English, the German Institute for
Standardization)
dv/dt
Change of voltage per time
EN
European Standard
FIT
The Failures In Time (FIT) rate of a device is the number of failures that can be
expected in one billion (109) device-hours of operation
i 2t
i2t value
IDD
Forward off-state current (thyristor)
IEC
International Electrotechnical Commission (standard)
IF(OV)
Overload forward current
IFAV
Mean forward current
IFRMS
RMS forward current
IFSM
Surge forward current
IGD
Gate non-trigger current
IGT
Minimum guaranteed gate trigger current
IH
Hold current
IL
Latching current
IRD
Direct reverse current
IRMS
Maximum r.m.s current of a complete AC-controller circuit
ISO
International Organization for Standardization
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 45/48
IT(OV)
Overload on-state current
ITAV
Mean on-state current
ITRMS
RMS on-state current
ITSM
Surge on-state current
kB
Boltzmann constant
l.h.s.
Left-hand side
MDT
Mean down time
MTBF
Mean time between failures
MTTR
Mean time to repair
N
Maximum number of serie-connected silicon elements
PF
Forward power dissipation
PFAV
Mean forward power dissipation
PT
On-state power dissipation
PTAV
Mean on-state power dissipation
Ptot
Total power dissipation
Qrr
Reverse recovery charge
r.h.s.
Right-hand side
rT
On-state slope resistance, forward slope resistance
Rth(c-a)
Thermal resistance case to ambient
Rth(c-s)
Thermal resistance case to heat sink
Rth(j-a)
Thermal resistance junction to ambient
Rth(j-c)
Thermal resistance junction to case
Rth(j-r)
Thermal resistance junction to reference point (temperature sensor)
Rth(j-s)
Thermal resistance junction to heat sink
Rth(s-a)
Thermal resistance heat sink to ambient
Rz
Roughness
T
Temperature
t
Time
Ta
Ambient temperature
Tc
Case temperature
tf
Fall time
tgd
Gate controlled delay time
tgr
Gate controlled rise time
tgt
Gate current pulse duration
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 46/48
thw
Duration of a half sinewave
Tj
Junction temperature
Tjm
The medium temperature
tq
Circuit commutated turn-off time (thyristor)
Ts
Heatsink temperature
Tstgmax
Maximum storage temperature
Tstgmin
Minimum storage temperature
UL
Underwriters Laboratories, a safety consulting and certification company
UPS
Uninterruptible power supply
V(TO)
Treshold voltage Thyristor
VDRM
Repetitive peak off-state voltage
VF
Forward voltage
VG
Gate voltage
VGE
Gate-emitter voltage
Visol
Insulation test voltage
VR
(Direct) reverse voltage
VRRM
Repetitive peak reverse voltage
VT
On-state voltage (thyristor)
VT(TO)
Treshold voltage Thyristor
Zth()
Transient thermal impedance
ΔT
Temperature difference
Θ
Conduction angle
Λ
Failure rate
A detailed explanation of the terms and symbols can be found in the "Application Manual Power
Semiconductors" [2]
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 47/48
14. References
[1] www.SEMIKRON.com
[2] A. Wintrich, U. Nicolai, W. Tursky, T. Reimann, “Application Manual Power Semiconductors”, ISLE
Verlag 2015, ISBN 978-3-938843-83-3
[3] 2004 SEMIKRON data book
[4] M. Held et.al., “Fast Power Cycling Tests for IGBT Modules in Traction Application“; Proceedings PEDS,
pp 425 – 430, 1997
[5] www.wikipedia.org
15. History
SEMIKRON reserves the right to make changes without prior notice.
16. Disclaimer
SEMIKRON does not take on any liability for literal mistakes in the above displayed “Technical Information”.
The content of the information is according to today’s standards and knowledge and written up with
necessary care. A liability for usability and correctness is excluded. A liability for direct or indirect damages
resulting from use of this information is excluded, unless regulated by applicable law. No representation or
warranty is given and no liability is assumed with respect to the accuracy or use of such information,
including without limitation, warranties of non-infringement of intellectual property rights of any third
party. The given examples are not taking in consideration individual cases, therefore a liability is excluded.
The specifications of our components may not be considered as an assurance of component characteristics.
Components have to be tested for the respective application. Adjustments may be necessary. The use of
SEMIKRON products in life support appliances and systems is subject to prior specification and written
approval by SEMIKRON. We therefore strongly recommend prior consultation of our personal. The content
is subject to change without further notice. In addition, the SEMIKRON terms and conditions apply
exclusively, valid version displayed under
www.semikron.com
SEMIKRON INTERNATIONAL GmbH
P.O. Box 820251 • 90253 Nuremberg • Germany
Tel: +49 911-65 59-234 • Fax: +49 911-65 59-262
[email protected] • www.semikron.com
© by SEMIKRON / Technical Explanation / SEMIPACK® / 2015-07-10
Page 48/48