link

Analog Power
AM50P02-16D
P-Channel 20-V (D-S) MOSFET
These miniature surface mount MOSFETs utilize a
high cell density trench process to provide low
rDS(on) and to ensure minimal power loss and heat
dissipation. Typical applications are DC-DC
converters and power management in portable and
battery-powered products such as computers,
printers, PCMCIA cards, cellular and cordless
telephones.
•
•
•
•
PRODUCT SUMMARY
VDS (V)
rDS(on) m(Ω)
18 @ VGS = -4.5V
-20
28 @ VGS = -2.5V
ID (A)
44
35
Low rDS(on) provides higher efficiency and
extends battery life
Low thermal impedance copper leadframe
DPAK saves board space
Fast switching speed
High performance trench technology
o
ABSOLUTE MAXIMUM RATINGS (TA = 25 C UNLESS OTHERWISE NOTED)
Symbol Maximum Units
Parameter
Drain-Source Voltage
-20
VDS
V
Gate-Source Voltage
±8
VGS
a
o
TA=25 C ID
Continuous Drain Current
b
Pulsed Drain Current
Continuous Source Current (Diode Conduction)
a
a
IDM
±40
IS
-30
o
TA=25 C P D
Power Dissipation
THERMAL RESISTANCE RATINGS
Parameter
Symbol
a
A
A
W
50
o
C
TJ, Tstg -55 to 175
Operating Junction and Storage Temperature Range
Maximum Junction-to-Ambient
Maximum Junction-to-Case
46
RθJA
RθJC
Maximum
Units
50
o
3.0
o
C/W
C/W
Notes
a.
Surface Mounted on 1” x 1” FR4 Board.
b.
Pulse width limited by maximum junction temperature
1
PRELIMINARY
Publication Order Number:
DS-AM50P02-16_A
Analog Power
AM50P02-16D
o
SPECIFICATIONS (TA = 25 C UNLESS OTHERWISE NOTED)
Parameter
Symbol
Test Conditions
VGS(th)
IGSS
VDS = VGS, ID = -250 uA
Min
Limits
Unit
Typ Max
Static
Gate-Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
A
ID(on)
Drain-Source On-Resistance
Forward Tranconductance
Diode Forward Voltage
Dynamic
IDSS
A
A
rDS(on)
g fs
VSD
-0.4
VDS = 0 V, VGS = ±8 V
±100
nA
VDS = -16 V, VGS = 0 V
-1
-5
uA
VDS = -16 V, VGS = 0 V, T J = 55oC
VDS = -5 V, VGS = -4.5 V
VGS = -4.5 V, ID = -20.5 A
VGS = -2.5 V, ID = -15.5 A
VDS = -10 V, ID = -20.5 A
IS = -41 A, VGS = 0 V
-41
A
18
28
31
-0.7
mΩ
S
V
b
Total Gate Charge
Qg
Gate-Source Charge
Gate-Drain Charge
Qgs
Qgd
VDS = -10 V, VGS = -4.5 V,
ID = -21 A
30
4
6
nC
Switching
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall-Time
td(on)
tr
t d(off)
tf
VDD = -10 V, RL = 15 Ω , ID = -41 A,
VGEN = -10 V, RG = 6Ω
15
12
62
46
nS
Notes
a.
Pulse test: PW <= 300us duty cycle <= 2%.
b.
Guaranteed by design, not subject to production testing.
Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation
or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or
use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental
damages. “Typical” parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and
actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by
customer’s technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed,
intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or
sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur.
Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its
officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney
fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.
2
PRELIMINARY
Publication Order Number:
DS-AM50P02-16_A
Analog Power
AM50P02-16D
Package Information
3
PRELIMINARY
Publication Order Number:
DS-AM50P02-16_A