CAT1024 D

CAT1024, CAT1025
Supervisory Circuits with
I2C Serial 2k-bit CMOS
EEPROM and Manual Reset
Description
The CAT1024 and CAT1025 are complete memory and supervisory
solutions for microcontroller−based systems. A 2k−bit serial
EEPROM memory and a system power supervisor with brown−out
protection are integrated together in low power CMOS technology.
Memory interface is via a 400 kHz I2C bus.
The CAT1025 provides a precision VCC sense circuit and two open
drain outputs: one (RESET) drives high and the other (RESET) drives
low whenever VCC falls below the reset threshold voltage. The
CAT1025 also has a Write Protect input (WP). Write operations are
disabled if WP is connected to a logic high.
The CAT1024 also provides a precision VCC sense circuit, but has
only a RESET output and does not have a Write Protect input.
All supervisors have a 1.6 second watchdog timer circuit that resets
a system to a known state if software or a hardware glitch halts or
“hangs” the system. For the CAT1024 and CAT1022, the watchdog
timer monitors the SDA signal. The CAT1023 has a separate watchdog
timer interrupt input pin, WDI.
The power supply monitor and reset circuit protect memory and
system controllers during power up/down and against brownout
conditions. Five reset threshold voltages support 5 V, 3.3 V and 3 V
systems. If power supply voltages are out of tolerance reset signals
become active, preventing the system microcontroller, ASIC or
peripherals from operating. Reset signals become inactive typically
200 ms after the supply voltage exceeds the reset threshold level. With
both active high and low reset signals, interface to microcontrollers
and other ICs is simple. In addition, the RESET pin or a separate input,
MR, can be used as an input for push−button manual reset capability.
The CAT1024/25 memory features a 16−byte page. In addition,
hardware data protection is provided by a VCC sense circuit that
prevents writes to memory whenever VCC falls below the reset
threshold or until VCC reaches the reset threshold during power up.
Available packages include an 8−pin PDIP and a surface mount
8−pin SO, 8−pin TSSOP, 8−pin TDFN and 8−pin MSOP packages.
The TDFN package thickness is 0.8 mm maximum. TDFN footprint is
3 x 3 mm.
Features
• Precision Power Supply Voltage Monitor
•
•
•
•
© Semiconductor Components Industries, LLC, 2011
November, 2011 − Rev. 20
PDIP−8
CASE 646AA
TSSOP−8
CASE 948S
MSOP−8
CASE 846AD
SOIC−8
CASE 751BD
TDFN−8
CASE 511AL
ORDERING INFORMATION
For Ordering Information details, see page 13.
• Built−in Inadvertent Write Protection
5 V, 3.3 V and 3 V Systems
♦ Five Threshold Voltage Options
Active High or Low Reset
♦ Valid Reset Guaranteed at VCC = 1 V
400 kHz I2C Bus
2.7 V to 5.5 V Operation
Low Power CMOS Technology
16−Byte Page Write Buffer
♦
•
http://onsemi.com
•
•
•
•
•
•
1
WP Pin (CAT1025)
1,000,000 Program/Erase Cycles
Manual Reset Input
100 Year Data Retention
Industrial and Extended Temperature Ranges
Green Packages Available with NiPdAu Lead Finished
These Devices are Pb−Free, Halogen Free/BFR Free
and are RoHS Compliant
♦
Publication Order Number:
CAT1024/D
CAT1024, CAT1025
Table 1. THRESHOLD VOLTAGE OPTION
Part Dash
Number
Minimum
Threshold
Maximum
Threshold
−45
4.50
4.75
−42
4.25
4.50
−30
3.00
3.15
−28
2.85
3.00
−25
2.55
2.70
BLOCK DIAGRAM
EXTERNAL LOAD
SENSEAMPS
SHIFT REGISTERS
DOUT
ACK
VCC
WORDADDRESS
BU F F E R S
VSS
SDA
COLUMN
DECODERS
STA RT/ STOP
LOGIC
2kbit
EEPROM
XDEC
WP*
CONTROL
LOGIC
DATA IN STORAGE
HIGHVOLTAGE/
TIMING CONTROL
RESET Controller
MR
STATE COUNTERS
Precision
SLAVE
ADDRESS
COMPARATORS
Vcc Monitor
RESET* RESET
*CAT1025 Only
http://onsemi.com
2
SCL
CAT1024, CAT1025
PIN CONFIGURATION
DIP Package (L)
SOIC Package (W)
TSSOP Package (Y)
MSOP Package (Z)
MR
1
RESET
2
NC
3
CAT1024
(Bottom View)
TDFN Package: 3 mm x 3 mm
0.8mm maximum height − (ZD4)
MR
2
RESET
3
NC
4
VSS
VCC
VCC
8
7
NC
NC
7
6
SCL
SCL
6
SDA
5
8
1
MR
2
RESET
3
RESET
4
VSS
VSS
4
5
SDA
MR
1
8
VCC
VCC
RESET
2
7
WP
WDI
7
RESET
3
6
SCL
SCL
6
VSS
4
5
SDA
SDA
5
CAT1025
1
8
CAT1024
CAT1025
PIN DESCRIPTION
RESET/RESET: RESET OUTPUTs
(RESET CAT1025 Only)
These are open drain pins and RESET can be used as a
manual reset trigger input. By forcing a reset condition on
the pin the device will initiate and maintain a reset condition.
The RESET pin must be connected through a pull−down
resistor, and the RESET pin must be connected through a
pull−up resistor.
SDA: SERIAL DATA ADDRESS
The bidirectional serial data/address pin is used to transfer
all data into and out of the device. The SDA pin is an open
drain output and can be wire−ORed with other open drain or
open collector outputs.
SCL: SERIAL CLOCK
Serial clock input.
MR: MANUAL RESET INPUT
Manual Reset input is a debounced input that can be
connected to an external source for Manual Reset. Pulling
the MR input low will generate a Reset condition. Reset
outputs are active while MR input is low and for the reset
timeout period after MR returns to high. The input has an
internal pull up resistor.
WP (CAT1025 Only): WRITE PROTECT INPUT
When WP input is tied to VSS or left unconnected write
operations to the entire array are allowed. When tied to VCC,
the entire array is protected. This input has an internal pull
down resistor.
Table 2. PIN FUNCTION
Pin Name
NC
RESET
Function
No Connect
Active Low Reset Input/Output
VSS
Ground
SDA
Serial Data/Address
SCL
Clock Input
RESET
Active High Reset Output
(CAT1025 Only)
VCC
Power Supply
WP
Write Protect (CAT1025 Only)
MR
Manual Reset Input
Table 3. OPERATING TEMPERATURE RANGE
Industrial
−40°C to 85°C
Extended
−40°C to 125°C
http://onsemi.com
3
CAT1024, CAT1025
Table 4. CAT102X FAMILY OVERVIEW
Device
Manual Reset
Input Pin
Watchdog
Watchdog
Monitor Pin
Write
Protection
Pin
CAT1021
n
n
SDA
n
CAT1022
n
n
SDA
CAT1023
n
n
WDI
CAT1024
n
CAT1025
n
Independent
Auxiliary Voltage
Sense
RESET:
Active High
and LOW
EEPROM
n
2k
2k
2k
n
2k
n
CAT1026
n
CAT1027
n
WDI
n
2k
n
2k
2k
n
NOTE: For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163 data sheets.
SPECIFICATIONS
Table 5. ABSOLUTE MAXIMUM RATINGS
Parameters
Ratings
Units
Temperature Under Bias
–55 to +125
°C
Storage Temperature
–65 to +150
°C
−2.0 to VCC + 2.0
V
−2.0 to 7.0
V
Voltage on any Pin with Respect to Ground (Note 1)
VCC with Respect to Ground
Package Power Dissipation Capability (TA = 25°C)
1.0
W
Lead Soldering Temperature (10 s)
300
°C
Output Short Circuit Current (Note 2)
100
mA
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The minimum DC input voltage is –0.5 V. During transitions, inputs may undershoot to –2.0 V for periods of less than 20 ns. Maximum
DC voltage on output pins is VCC +0.5 V, which may overshoot to VCC +2.0 V for periods of less than 20 ns.
2. Output shorted for no more than one second. No more than one output shorted at a time.
Table 6. D.C. OPERATING CHARACTERISTICS
VCC = 2.7 V to 5.5 V and over the recommended temperature conditions unless otherwise specified.
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
ILI
Input Leakage Current
VIN = GND to VCC
−2
10
mA
ILO
Output Leakage Current
VIN = GND to VCC
−10
10
mA
ICC1
Power Supply Current (Write)
fSCL = 400 kHz
VCC = 5.5 V
3
mA
ICC2
Power Supply Current (Read)
fSCL = 400 kHz
VCC = 5.5 V
1
mA
ISB
Standby Current
VCC = 5.5 V
VIN = GND or VCC
40
mA
VIL (Note 3)
Input Low Voltage
−0.5
0.3 x VCC
V
VIH (Note 3)
Input High Voltage
0.7 x VCC
VCC + 0.5
V
VOL
Output Low Voltage
(SDA, RESET)
IOL = 3 mA
VCC = 2.7 V
0.4
V
VOH
Output High Voltage
(RESET)
IOH = −0.4 mA
VCC = 2.7 V
http://onsemi.com
4
VCC − 0.75
V
CAT1024, CAT1025
Table 6. D.C. OPERATING CHARACTERISTICS
VCC = 2.7 V to 5.5 V and over the recommended temperature conditions unless otherwise specified.
Symbol
VTH
VRVALID
VRT (Note 4)
Parameter
Test Conditions
Reset Threshold
Min
Typ
Max
Units
V
CAT102x−45
(VCC = 5.0 V)
4.50
4.75
CAT102x−42
(VCC = 5.0 V)
4.25
4.50
CAT102x−30
(VCC = 3.3 V)
3.00
3.15
CAT102x−28
(VCC = 3.3 V)
2.85
3.00
CAT102x−25
(VCC = 3.0 V)
2.55
2.70
Reset Output Valid VCC Voltage
Reset Threshold Hysteresis
1.00
V
15
mV
3. VIL min and VIH max are reference values only and are not tested.
4. This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.
Table 7. CAPACITANCE
TA = 25°C, f = 1.0 MHz, VCC = 5 V
Test
Symbol
COUT (Note 5)
CIN (Note 5)
Test Conditions
Max
Units
Output Capacitance
VOUT = 0 V
8
pF
Input Capacitance
VIN = 0 V
6
pF
Max
Units
Table 8. AC CHARACTERISTICS
VCC = 2.7 V to 5.5 V and over the recommended temperature conditions, unless otherwise specified.
Memory Read & Write Cycle (Note 6)
Parameter
Symbol
Min
fSCL
Clock Frequency
400
kHz
tSP
Input Filter Spike Suppression (SDA, SCL)
100
ns
tLOW
Clock Low Period
1.3
tHIGH
Clock High Period
0.6
ms
ms
tR (Note 5)
SDA and SCL Rise Time
300
ns
tF (Note 5)
SDA and SCL Fall Time
300
ns
tHD; STA
Start Condition Hold Time
0.6
ms
tSU; STA
Start Condition Setup Time (for a Repeated Start)
0.6
ms
tHD; DAT
Data Input Hold Time
0
ns
tSU; DAT
Data Input Setup Time
100
ns
tSU; STO
Stop Condition Setup Time
0.6
ms
tAA
SCL Low to Data Out Valid
tDH
Data Out Hold Time
50
ns
tBUF (Note 5)
Time the Bus must be Free Before a New Transmission Can Start
1.3
ms
tWC (Note 7)
Write Cycle Time (Byte or Page)
900
5
ns
ms
5. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
6. Test Conditions according to “AC Test Conditions” table.
7. The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.
http://onsemi.com
5
CAT1024, CAT1025
Table 9. RESET CIRCUIT AC CHARACTERISTICS
Symbol
tPURST
tRDP
Test Conditions
Min
Typ
Max
Units
Power−Up Reset Timeout
Parameter
Note 2
130
200
270
ms
VTH to RESET output Delay
Note 3
5
ms
tGLITCH
VCC Glitch Reject Pulse Width
Notes 4 and 5
30
ns
MR Glitch
Manual Reset Glitch Immunity
Note 1
100
ns
tMRW
MR Pulse Width
Note 1
tMRD
MR Input to RESET Output Delay
Note 1
5
ms
1
ms
Max
Units
Table 10. POWER−UP TIMING (Notes 5 and 6)
Symbol
Parameter
Test Conditions
Min
Typ
tPUR
Power−Up to Read Operation
270
ms
tPUW
Power−Up to Write Operation
270
ms
Table 11. AC TEST CONDITIONS
Parameter
Input Pulse Voltages
Test Conditions
0.2 x VCC to 0.8 x VCC
Input Rise and Fall Times
10 ns
Input Reference Voltages
0.3 x VCC , 0.7 x VCC
Output Reference Voltages
0.5 x VCC
Output Load
Current Source: IOL = 3 mA; CL = 100 pF
Table 12. RELIABILITY CHARACTERISTICS
Symbol
Reference Test Method
Min
Endurance
MIL−STD−883, Test Method 1033
1,000,000
Cycles/Byte
TDR (Note 5)
Data Retention
MIL−STD−883, Test Method 1008
100
Years
VZAP (Note 5)
ESD Susceptibility
MIL−STD−883, Test Method 3015
2000
Volts
JEDEC Standard 17
100
mA
NEND (Note 5)
ILTH (Notes 5 & 7)
1.
2.
3.
4.
5.
6.
7.
Parameter
Latch−Up
Max
Units
Test Conditions according to “AC Test Conditions” table.
Power−up, Input Reference Voltage VCC = VTH, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
Power−Down, Input Reference Voltage VCC = VTH, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
VCC Glitch Reference Voltage = VTHmin; Based on characterization data
This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
tPUR and tPUW are the delays required from the time VCC is stable until the specified memory operation can be initiated.
Latch−up protection is provided for stresses up to 100 mA on input and output pins from −1 V to VCC + 1 V.
http://onsemi.com
6
CAT1024, CAT1025
DEVICE OPERATON
Reset Controller Description
Hardware Data Protection
The CAT1024/25 precision RESET controllers ensure
correct system operation during brownout and power
up/down conditions. They are configured with open drain
RESET outputs.
During power−up, the RESET outputs remain active until
VCC reaches the VTH threshold and will continue driving the
outputs for approximately 200 ms (tPURST) after reaching
VTH. After the tPURST timeout interval, the device will cease
to drive the reset outputs. At this point the reset outputs will
be pulled up or down by their respective pull up/down
resistors.
During power−down, the RESET outputs will be active
when VCC falls below VTH. The RESET output will be valid
so long as VCC is > 1.0 V (VRVALID). The device is designed
to ignore the fast negative going VCC transient pulses
(glitches).
Reset output timing is shown in Figure 1.
The CAT1024/25 supervisors have been designed to solve
many of the data corruption issues that have long been
associated with serial EEPROMs. Data corruption occurs
when incorrect data is stored in a memory location which is
assumed to hold correct data.
Whenever the device is in a Reset condition, the
embedded EEPROM is disabled for all operations,
including write operations. If the Reset output(s) are active,
in progress communications to the EEPROM are aborted
and no new communications are allowed. In this condition
an internal write cycle to the memory can not be started, but
an in progress internal nonvolatile memory write cycle can
not be aborted. An internal write cycle initiated before the
Reset condition can be successfully finished if there is
enough time (5ms) before VCC reaches the minimum value
of 2 V.
In addition, the CAT1025 includes a Write Protection
Input which when tied to VCC will disable any write
operations to the device.
Manual Reset Operation
The RESET pin can operate as reset output and manual
reset input. The input is edge triggered; that is, the RESET
input will initiate a reset timeout after detecting a high to low
transition.
When RESET I/O is driven to the active state, the 200 ms
timer will begin to time the reset interval. If external reset is
shorter than 200 ms, Reset outputs will remain active at least
200 ms.
The CAT1024/25 also have a separate manual reset input.
Driving the MR input low by connecting a pushbutton
(normally open) from MR pin to GND will generate a reset
condition. The input has an internal pull up resistor.
Reset remains asserted while MR is low and for the Reset
Timeout period after MR input has gone high.
Glitches shorter than 100 ns on MR input will not generate
a reset pulse. No external debouncing circuits are required.
Manual reset operation using MR input is shown in Figure 2.
http://onsemi.com
7
CAT1024, CAT1025
tGLITCH
VTH
VRVALID
t PURST
VCC
t RPD
t PURST
RESET
RESET
Figure 1. RESET Output Timing
t MRW
MR
t MRD
t PURST
RESET
RESET
Figure 2. MR Operation and Timing
http://onsemi.com
8
t RPD
CAT1024, CAT1025
EMBEDDED EEPROM OPERATON
2. During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is high
will be interpreted as a START or STOP condition.
The CAT1024 and CAT1025 feature a 2−kbit embedded
serial EEPROM that supports the I2C Bus data transmission
protocol. This Inter−Integrated Circuit Bus protocol defines
any device that sends data to the bus to be a transmitter and
any device receiving data to be a receiver. The transfer is
controlled by the Master device which generates the serial
clock and all START and STOP conditions for bus access.
Both the Master device and Slave device can operate as
either transmitter or receiver, but the Master device controls
which mode is activated.
Start Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of SDA
when SCL is HIGH. The CAT1024/25 monitors the SDA
and SCL lines and will not respond until this condition is
met.
I2C Bus Protocol
Stop Condition
The features of the I2C bus protocol are defined as
follows:
1. Data transfer may be initiated only when the bus is
not busy.
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
After the Master sends a START condition and the slave
address byte, the CAT1024/25 monitors the bus and
responds with an acknowledge (on the SDA line) when its
address matches the transmitted slave address. The
CAT1024/25 then perform a Read or Write operation
depending on the R/W bit.
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant bits
of the 8−bit slave address are programmable in metal and the
default is 1010.
The last bit of the slave address specifies whether a Read
or Write operation is to be performed. When this bit is set to
1, a Read operation is selected, and when set to 0, a Write
operation is selected.
tHIGH
tF
tLOW
tR
tLOW
SCL
tSU:STA
tHD:DAT
tHD:STA
tSU:DAT
tSU:STO
SDA IN
tAA
tBUF
tDH
SDA OUT
Figure 3. Bus Timing
SCL
SDA
8TH BIT
ACK
BYTE n
tWR
STOP
CONDITION
Figure 4. Write Cycle Timing
http://onsemi.com
9
START
CONDITION
ADDRESS
CAT1024, CAT1025
ACKNOWLEDGE
When the CAT1024/25 begins a READ mode it transmits
8 bits of data, releases the SDA line and monitors the line for
an acknowledge. Once it receives this acknowledge, the
CAT1024/25 will continue to transmit data. If no
acknowledge is sent by the Master, the device terminates
data transmission and waits for a STOP condition.
After a successful data transfer, each receiving device is
required to generate an acknowledge. The acknowledging
device pulls down the SDA line during the ninth clock cycle,
signaling that it received the 8 bits of data.
The CAT1024/25 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation, it
responds with an acknowledge after receiving each 8−bit
byte.
WRITE OPERATIONS
Byte Write
Master device transmits the data to be written into the
addressed memory location. The CAT1024/25
acknowledges once more and the Master generates the
STOP condition. At this time, the device begins an internal
programming cycle to non−volatile memory. While the
cycle is in progress, the device will not respond to any
request from the Master device.
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends a 8−bit address
that is to be written into the address pointers of the device.
After receiving another acknowledge from the Slave, the
SDA
SCL
START BIT
STOP BIT
Figure 5. Start/Stop Timing
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACKNOWLEDGE
Figure 6. Acknowledge Timing
Default Configuration
1
0
1
0
0
Figure 7. Slave Address Bits
http://onsemi.com
10
0
0
R/W
CAT1024, CAT1025
Page Write
If the Master transmits more than 16 bytes before sending
the STOP condition, the address counter ‘wraps around,’
and previously transmitted data will be overwritten.
When all 16 bytes are received, and the STOP condition
has been sent by the Master, the internal programming cycle
begins. At this point, all received data is written to the
CAT1024/25 in a single write cycle.
The CAT1024/25 writes up to 16 bytes of data in a single
write cycle, using the Page Write operation. The page write
operation is initiated in the same manner as the byte write
operation, however instead of terminating after the initial
byte is transmitted, the Master is allowed to send up to 15
additional bytes. After each byte has been transmitted, the
CAT1024/25 will respond with an acknowledge and
internally increment the lower order address bits by one. The
high order bits remain unchanged.
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SLAVE
ADDRESS
BYTE
ADDRESS
S
T
O
P
DATA
S
P
A
C
K
A
C
K
A
C
K
Figure 8. Byte Write Timing
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE
ADDRESS (n)
SLAVE
ADDRESS
DATA n
S
T
DATA n+15 O
P
DATA n+1
S
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Figure 9. Page Write Timing
Acknowledge Polling
condition followed by the slave address for a write
operation. If the device is still busy with the write operation,
no ACK will be returned. If a write operation has completed,
an ACK will be returned and the host can then proceed with
the next read or write operation.
Disabling of the inputs can be used to take advantage of
the typical write cycle time. Once the stop condition is issued
to indicate the end of the host’s write operation, the
CAT1024/25 initiates the internal write cycle. ACK polling
can be initiated immediately. This involves issuing the start
WRITE PROTECTION PIN (WP)
The Write Protection feature (CAT1025 only) allows the
user to protect against inadvertent memory array
programming. If the WP pin is tied to VCC, the entire
memory array is protected and becomes read only. The
CAT1025 will accept both slave and byte addresses, but the
memory location accessed is protected from programming
by the device’s failure to send an acknowledge after the first
byte of data is received.
READ OPERATIONS
The READ operation for the CAT1024/25 is initiated in
the same manner as the write operation with one exception,
the R/W bit is set to one. Three different READ operations
are possible: Immediate/Current Address READ,
Selective/Random READ and Sequential READ.
http://onsemi.com
11
CAT1024, CAT1025
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
S
T
O
P
SLAVE
ADDRESS
P
S
A
C
K
DATA
N
O
A
C
K
SCL
8
9
SDA8TH BIT
DATA OUT
NO ACK
STOP
Figure 10. Immediate Address Read Timing
Immediate/Current Address Read
again, this time with the R/W bit set to one. The CAT1024
and CAT1025 then responds with its acknowledge and sends
the 8−bit byte requested. The master device does not send an
acknowledge but will generate a STOP condition.
The CAT1024 and CAT1025 address counter contains the
address of the last byte accessed, incremented by one. In
other words, if the last READ or WRITE access was to
address N, the READ immediately following would access
data from address N + 1. For N = E = 255, the counter will
wrap around to zero and continue to clock out valid data.
After the CAT1024/1025 receives its slave address
information (with the R/W bit set to one), it issues an
acknowledge, then transmits the 8−bit byte requested. The
master device does not send an acknowledge, but will
generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by either
the Immediate Address READ or Selective READ
operations. After the CAT1024 and CAT1025 sends the
initial 8− bit byte requested, the Master will responds with
an acknowledge which tells the device it requires more data.
The CAT1024 and CAT1025 will continue to output an 8−bit
byte for each acknowledge, thus sending the STOP
condition.
The data being transmitted from the CAT1024 and
CAT1025 is sent sequentially with the data from address N
followed by data from address N + 1. The READ operation
address counter increments all of the CAT1024 and
CAT1025 address bits so that the entire memory array can
be read during one operation.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a READ
operation. The Master device first performs a ‘dummy’
write operation by sending the START condition, slave
address and byte addresses of the location it wishes to read.
After the CAT1024 and CAT1025 acknowledges, the Master
device sends the START condition and the slave address
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SLAVE
ADDRESS
S
T
A
R
T
BYTE
ADDRESS (n)
S
S
T
O
P
SLAVE
ADDRESS
S
A
C
K
A
C
K
Figure 11. Selective Read Timing
http://onsemi.com
12
P
A
C
K
DATA n
N
O
A
C
K
CAT1024, CAT1025
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA n
DATA n+1
DATA n+2
S
T
O
P
DATA n+x
SDA LINE
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Figure 12. Sequential Read Timing
ORDERING INFORMATION
Orderable Part Numbers − CAT1024 Series
(See Notes 1 − 5)
Device
Reset Threshold
CAT1024LI−45−G
4.50 V − 4.75 V
CAT1024LI−42−G
4.25 V − 4.50 V
CAT1024LI−30−G
3.00 V − 3.15 V
CAT1024LI−28−G
2.85 V − 3.00 V
CAT1024LI−25−G
2.55 V − 2.70 V
CAT1024WI−45−GT3
4.50 V − 4.75 V
CAT1024WI−42−GT3
4.25 V − 4.50 V
CAT1024WI−30−GT3
3.00 V − 3.15 V
CAT1024WI−28−GT3
2.85 V − 3.00 V
CAT1024WI−25−GT3
2.55 V − 2.70 V
CAT1024YI−45−GT3
4.50 V − 4.75 V
CAT1024YI−42−GT3
4.25 V − 4.50 V
CAT1024YI−30−GT3
3.00 V − 3.15 V
CAT1024YI−28−GT3
2.85 V − 3.00 V
CAT1024YI−25−GT3
2.55 V − 2.70 V
CAT1024ZI−45−GT3
4.50 V − 4.75 V
CAT1024ZI−42−GT3
4.25 V − 4.50 V
CAT1024ZI−30−GT3
3.00 V − 3.15 V
CAT1024ZI−28−GT3
2.85 V − 3.00 V
CAT1024ZI−25−GT3
2.55 V − 2.70 V
CAT1024ZD4I−45T3*
4.50 V − 4.75 V
CAT1024ZD4I−42T3*
4.25 V − 4.50 V
CAT1024ZD4I−30T3*
3.00 V − 3.15 V
CAT1024ZD4I−28T3*
2.85 V − 3.00 V
CAT1024ZD4I−25T3*
2.55 V − 2.70 V
Package
Shipping
PDIP
SOIC
TSSOP
3000 Tape & Reel
MSOP
TDFN
1. All packages are RoHS−compliant (Lead−free, Halogen−free).
2. The standard lead finish is NiPdAu.
3. For additional package and temperature options, please contact your nearest
ON Semiconductor Sales office.
4. TDFN not available in NiPdAu (–G) version.
5. For detailed information and a breakdown of device nomenclature and numbering
systems, please see the ON Semiconductor Device Nomenclature document,
TND310/D, available at www.onsemi.com
http://onsemi.com
13
N
O
CAT1024, CAT1025
Orderable Part Numbers − CAT1025 Series
(See Notes 1 − 5)
Device
Reset Threshold
CAT1025LI−45−G
4.50 V − 4.75 V
CAT1025LI−42−G
4.25 V − 4.50 V
CAT1025LI−30−G
3.00 V − 3.15 V
CAT1025LI−28−G
2.85 V − 3.00 V
CAT1025LI−25−G
2.55 V − 2.70 V
CAT1025WI−45−GT3
4.50 V − 4.75 V
CAT1025WI−42−GT3
4.25 V − 4.50 V
CAT1025WI−30−GT3
3.00 V − 3.15 V
CAT1025WI−28−GT3
2.85 V − 3.00 V
CAT1025WI−25−GT3
2.55 V − 2.70 V
CAT1025YI−45−GT3
4.50 V − 4.75 V
CAT1025YI−42−GT3
4.25 V − 4.50 V
CAT1025YI−30−GT3
3.00 V − 3.15 V
CAT1025YI−28−GT3
2.85 V − 3.00 V
CAT1025YI−25−GT3
2.55 V − 2.70 V
CAT1025ZI−45−GT3
4.50 V − 4.75 V
CAT1025ZI−42−GT3
4.25 V − 4.50 V
CAT1025ZI−30−GT3
3.00 V − 3.15 V
CAT1025ZI−28−GT3
2.85 V − 3.00 V
CAT1025ZI−25−GT3
2.55 V − 2.70 V
CAT1025ZD4I−45T3*
4.50 V − 4.75 V
CAT1025ZD4I−42T3*
4.25 V − 4.50 V
CAT1025ZD4I−30T3*
3.00 V − 3.15 V
CAT1025ZD4I−28T3*
2.85 V − 3.00 V
CAT1025ZD4I−25T3*
2.55 V − 2.70 V
Package
Shipping
PDIP
SOIC
TSSOP
3000 Tape & Reel
MSOP
TDFN
1. All packages are RoHS−compliant (Lead−free, Halogen−free).
2. The standard lead finish is NiPdAu.
3. For additional package and temperature options, please contact your nearest
ON Semiconductor Sales office.
4. TDFN not available in NiPdAu (–G) version.
5. For detailed information and a breakdown of device nomenclature and numbering
systems, please see the ON Semiconductor Device Nomenclature document,
TND310/D, available at www.onsemi.com
http://onsemi.com
14
CAT1024, CAT1025
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD−01
ISSUE O
E1
E
SYMBOL
MIN
A
1.35
1.75
A1
0.10
0.25
b
0.33
0.51
c
0.19
0.25
D
4.80
5.00
E
5.80
6.20
E1
3.80
4.00
MAX
1.27 BSC
e
PIN # 1
IDENTIFICATION
NOM
h
0.25
0.50
L
0.40
1.27
θ
0º
8º
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
http://onsemi.com
15
CAT1024, CAT1025
PDIP−8, 300 mils
CASE 646AA−01
ISSUE A
SYMBOL
MIN
NOM
A
E1
5.33
A1
0.38
A2
2.92
3.30
4.95
b
0.36
0.46
0.56
b2
1.14
1.52
1.78
c
0.20
0.25
0.36
D
9.02
9.27
10.16
E
7.62
7.87
8.25
E1
6.10
6.35
7.11
e
PIN # 1
IDENTIFICATION
MAX
2.54 BSC
eB
7.87
L
2.92
10.92
3.30
3.80
D
TOP VIEW
E
A2
A
A1
c
b2
L
e
eB
b
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
http://onsemi.com
16
CAT1024, CAT1025
MSOP 8, 3x3
CASE 846AD−01
ISSUE O
MIN
NOM
A1
0.05
0.10
0.15
A2
0.75
0.85
0.95
b
0.22
0.38
c
0.13
0.23
D
2.90
3.00
3.10
E
4.80
4.90
5.00
E1
2.90
3.00
3.10
SYMBOL
MAX
1.10
A
E
E1
0.65 BSC
e
L
0.60
0.40
L1
0.95 REF
0.25 BSC
L2
θ
0.80
0º
6º
TOP VIEW
D
A
A2
A1
DETAIL A
e
b
c
SIDE VIEW
END VIEW
q
L2
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187.
L
L1
DETAIL A
http://onsemi.com
17
CAT1024, CAT1025
TDFN8, 3x3
CASE 511AL−01
ISSUE A
D
A
e
b
L
E
E2
PIN#1 ID
PIN#1 INDEX AREA
A1
SIDE VIEW
TOP VIEW
SYMBOL
MIN
NOM
MAX
A
0.70
0.75
0.80
A1
0.00
0.02
0.05
A3
BOTTOM VIEW
0.20 REF
b
0.23
0.30
0.37
D
2.90
3.00
3.10
D2
2.20
−−−
2.50
E
2.90
3.00
3.10
E2
1.40
−−−
1.80
e
L
D2
A
A3
A1
0.65 TYP
0.20
0.30
0.40
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
18
FRONT VIEW
CAT1024, CAT1025
TSSOP−8
CASE 948S−01
ISSUE C
8x
0.20 (0.008) T U
K REF
0.10 (0.004)
S
2X
L/2
8
0.20 (0.008) T U
T U
B
−U−
1
J J1
4
V
ÉÉÉÉ
ÉÉÉÉ
ÇÇÇÇ
ÉÉÉÉ
ÇÇÇÇ
SECTION N−N
−W−
C
0.076 (0.003)
D
−T− SEATING
PLANE
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
PER SIDE.
5. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE -W-.
S
K1
K
A
−V−
S
S
5
L
PIN 1
IDENT
M
DETAIL E
G
0.25 (0.010)
N
M
N
DIM
A
B
C
D
F
G
J
J1
K
K1
L
M
MILLIMETERS
MIN
MAX
2.90
3.10
4.30
4.50
--1.10
0.05
0.15
0.50
0.70
0.65 BSC
0.09
0.20
0.09
0.16
0.19
0.30
0.19
0.25
6.40 BSC
0_
8_
INCHES
MIN
MAX
0.114
0.122
0.169
0.177
--0.043
0.002
0.006
0.020
0.028
0.026 BSC
0.004
0.008
0.004
0.006
0.007
0.012
0.007
0.010
0.252 BSC
0_
8_
F
DETAIL E
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
http://onsemi.com
19
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
CAT1024/D