LM301A D

LM301A, LM201A, LM201AV
Non Compensated Single
Operational Amplifiers
A general purpose operational amplifier that allows the user to
choose the compensation capacitor best suited to his needs. With
proper compensation, summing amplifier slew rates to 10 V/ms can be
obtained.
http://onsemi.com
Features
MARKING
DIAGRAMS
• Low Input Offset Current: 20 nA Maximum Over Temperature
•
•
•
•
•
Range
External Frequency Compensation for Flexibility
Class AB Output Provides Excellent Linearity
Output Short Circuit Protection
Guaranteed Drift Characteristics
Pb−Free Packages are Available
8
LMx01AN
AWL
YYWWG
PDIP−8
N SUFFIX
CASE 626
8
1
1
VEE
Inverting
Input
8
VCC
NonInverting
Input
Output
1
+
1
5.1 MW
30 pF
10 MW
8
Balance
Freq
Compen
Balance
20 k
LM201AVDR2G
8
VEE
1
Figure 1. Standard Compensation
and Offset Balancing Circuit
VUT
SOIC−8
D SUFFIX
CASE 751
x
A
WL, L
YY, Y
WW, W
G
G
VCC
LMx01
ALYWA
G
201AV
ALYW
G
= 2 or 3
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
= Pb−Free Package
+
VO
VI
PIN CONNECTIONS
MZ4622 or Equiv.
VEE
VCC
3.9 V
Balance
Inputs
VO
VLT
VEE
VEE
VO = 4.8 V for
VLT ≤ VI ≤ VUT
VO = -0.4 V
VI < VLT or VI > VUT
1
8
Compensation
2
7
VCC
3
6
Output
4
5
Balance
(Top View)
(Pins Not Shown Are Not Connected)
Figure 2. Double−Ended Limit Detector
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
December, 2011 − Rev. 11
1
Publication Order Number:
LM301A/D
LM301A, LM201A, LM201AV
Balance
Compensation
VCC
Inputs
+
500
25
Output
50
450
40k
5k
20 k
250
40k
10 k
80 k
1.0 k
VEE
Balance
Figure 3. Representative Circuit Schematic
ORDERING INFORMATION
Package
Shipping†
LM301ADG
SOIC−8
(Pb−Free)
98 Units/Rail
LM301ADR2G
SOIC−8
(Pb−Free)
2500 Tape & Reel
PDIP−8
50 Units/Rail
LM301ANG
PDIP−8
(Pb−Free)
50 Units/Rail
LM201ADG
SOIC−8
(Pb−Free)
98 Units/Rail
LM201ADR2G
SOIC−8
(Pb−Free)
2500 Tape & Reel
Device
LM301AN
LM201AN
PDIP−8
50 Units/Rail
LM201ANG
PDIP−8
(Pb−Free)
50 Units/Rail
LM201AVDR2G
SOIC−8
(Pb−Free)
2500 Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
2
LM301A, LM201A, LM201AV
MAXIMUM RATINGS
Value
Rating
Power Supply Voltage
Symbol
LM201A
LM201AV
LM301A
Unit
VCC, VEE
±22
±22
±18
Vdc
Input Differential Voltage
VID
±30
V
Input Common Mode Range (Note 1)
VICR
±15
V
Output Short Circuit Duration
tSC
Continuous
Power Dissipation (Package Limitation)
PD
Plastic Dual−In−Line Package
625
625
625
mW
Derate above TA = +25°C
5.0
5.0
5.0
mW/°C
−40 to +105
0 to +70
°C
Operating Ambient Temperature Range
TA
Storage Temperature Range
Tstg
−25 to +85
−65 to +150
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
ELECTRICAL CHARACTERISTICS (TA = +25°C, unless otherwise noted.) Unless otherwise specified, these specifications apply
for supply voltages from ± 5.0 V to ± 20 V for the LM201A and LM201AV, and from ± 5.0 V to ±15 V for the LM301A.
LM201A / LM201AV
LM301A
Symbol
Min
Typ
Max
Min
Typ
Max
Unit
Input Offset Voltage (RS ≤ 50 kW)
VIO
−
0.7
2.0
−
2.0
7.5
mV
Input Offset Current
IIO
−
1.5
10
−
3.0
50
nA
Input Bias Current
IIB
−
30
75
−
70
250
nA
Input Resistance
ri
1.5
4.0
−
0.5
2.0
−
MW
−
−
1.8
−
3.0
−
−
−
−
1.8
−
3.0
50
160
−
25
160
−
V/mV
−
3.0
−
−
10
mV
Characteristic
Supply Current
VCC/VEE = ± 20 V
VCC/VEE = ±15 V
Large Signal Voltage Gain
(VCC/VEE = ±15 V, VO = ±10 V, RL > 2.0 kW)
ICC,IEE
AV
mA
The following specifications apply over the operating temperature range.
Input Offset Voltage (RS ≤ 50 kW)
Input Offset Current
VIO
−
IIO
−
−
20
−
−
70
nA
Avg Temperature Coefficient of Input Offset
Voltage (Note 2)
TA(min) ≤ TA ≤ TA (max)
DVIO/DT
−
3.0
15
−
6.0
30
mV/°C
Avg Temperature Coefficient of Input Offset
Current (Note 2)
+25°C ≤ TA ≤ TA (max)
TA(min) ≤ TA ≤ 25°C
DIIO/DT
nA/°C
−
−
0.01
0.02
0.1
0.2
−
−
0.01
0.02
0.3
0.6
IIB
−
−
100
−
−
300
nA
Large Signal Voltage Gain
(VCC/VEE = ±15 V, VO = ±10V, RL > 2.0 kW)
AVOL
25
−
−
15
−
−
V/mV
Input Voltage Range
VCC/VEE = ± 20 V
VCC/VEE = ±15 V
VICR
−15
−
−
−
+15
−
−
−12
−
−
−
+12
Common Mode Rejection (RS ≤ 50 kW)
CMR
80
96
−
70
90
−
dB
Supply Voltage Rejection (RS ≤ 50 kW)
PSR
80
96
−
70
96
−
dB
VO
±12
±10
±14
±13
−
−
±12
±10
±14
±13
−
−
V
ICC,IEE
−
1.2
2.5
−
−
−
mA
Input Bias Current
Output Voltage Swing
(VCC/VEE = ±15 V, RL = ±10 kW, RL > 2.0 kW)
Supply Currents (TA = TA(max), VCC/VEE = ± 20 V)
V
1. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
2. Guaranteed by design.
http://onsemi.com
3
LM301A, LM201A, LM201AV
Applicable to the Specified
Operating Temperature
Ranges
16
VOR, OUTPUT VOLTAGE RANGE ( ±V)
VIR , INPUT VOLTAGE RANGE (V)
20
12
LM201A
only
Positive
8.0
Negative
4.0
0
0
5.0
10
15
VCC, ( -VEE), SUPPLY VOLTAGE (V)
20
Applicable to the Specified
Operating Temperature
Ranges
16
12
Minimum
RL = 10 k
8.0
Minimum
RL = 2.0 k
4.0
0
20
0
Figure 4. Minimum Input Voltage Range
5.0
10
15
VCC, ( -VEE), SUPPLY VOLTAGE (V)
20
Figure 5. Minimum Output Voltage Swing
100
2.5
I CC , I EE , SUPPLY CURRENTS (mA)
Applicable to the Specified
Operating Temperature
Ranges
94
A V , VOLTAGE GAIN (dB)
LM201A
only
88
LM201A
only
82
76
2.0
1.5
5.0
10
15
TA = +25°C
0.5
70
0
LM201A
only
1.0
0
20
0
5.0
10
15
VCC, ( -VEE), SUPPLY VOLTAGE (V)
VCC, ( -VEE), SUPPLY VOLTAGE (V)
Figure 6. Minimum Voltage Gain
Figure 7. Typical Supply Currents
20
Single-Pole Compensation
A V , VOLTAGE GAIN (dB)
160
140
315
120
270
100
80
C1 = 3.0 pF
225
Phase
180
60
135
C1 = 30 pF
40
20
0
-20
1.0
90
0
10
100
1.0 k
10 k
100 k
1.0 M
Single-Pole Compensation
15
10
C1 = 3.0 pF
5.0
45
Gain
VOR, OUTPUT VOLTAGE RANGE ( ±V)
180
C1 = 30 pF
0
1.0 k
10 M
10 k
100 k
1.0 M
10 M
f, FREQUENCY (Hz)
f, FREQUENCY (Hz)
Figure 8. Open Loop Frequency Response
Figure 9. Large Signal Frequency Response
http://onsemi.com
4
LM301A, LM201A, LM201AV
140
8.0
6.0
4.0
2.0
Input
0
-2.0
Output
-4.0
-6.0
100
225
80
180
Phase
60
135
40
90
20
45
Gain
0 0
0
-8.0
-10
0
10
20
30
40
50
60
70
80
-20
10
90
100
1.0 k
10 k
100 k
1.0 M 10 M 100 M
t, TIME (ms)
f, FREQUENCY (Hz)
Figure 10. Voltage Follower Pulse Response
Figure 11. Open Loop Frequency Response
10
VOR, OUTPUT VOLTAGE RANGE ( ±V)
18
VOR, OUTPUT VOLTAGE RANGE ( ±V)
Feedforward
Compensation
120
PHASE LAG (DEGREES)
Single-Pole Compensation
A V, VOLTAGE GAIN (dB)
VIR , VOR, VOLTAGE RANGE ( ±V)
10
Feedforward
Compensation
16
12
8.0
4.0
0
100 k
Feedforward
Compensation
8.0
Output
6.0
4.0
2.0
Input
0
-2.0
-4.0
-6.0
-8.0
-10
1.0 M
f, FREQUENCY (Hz)
10 M
0
Figure 12. Large Signal Frequency Response
1.0
2.0
3.0 4.0 5.0
t, TIME (ms)
6.0
7.0
8.0
Figure 13. Inverter Pulse Response
C2
R2
R1
-VI
R2
VCC
2
R1
6
R3
+VI
7
3
VI
VO
C1
C1 ≥
4
+
8
Frequency
Compensation
1
R3
R1 Cs
R1 +R2
C1
150 pF
Cs = 30 pF
VCC
6
3
+
4
1 VEE
Balance
7
2
VO
VEE
Balance
C2 =
1
2πfoR2
fo = 3.0 MHz
Figure 14. Single−Pole Compensation
Figure 15. Feedforward Compensation
http://onsemi.com
5
9.0
LM301A, LM201A, LM201AV
PACKAGE DIMENSIONS
8 LEAD PDIP
CASE 626−05
ISSUE M
D
A
D1
E
8
5
E1
1
4
NOTE 5
F
c
E2
END VIEW
TOP VIEW
NOTE 3
e/2
A
L
A1
C
SEATING
PLANE
E3
e
8X
SIDE VIEW
b
0.010
M
C A
END VIEW
http://onsemi.com
6
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION E IS MEASURED WITH THE LEADS RESTRAINED PARALLEL AT WIDTH E2.
4. DIMENSION E1 DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
DIM
A
A1
b
C
D
D1
E
E1
E2
E3
e
L
INCHES
NOM
MAX
−−−− 0.210
−−−− −−−−
0.018 0.022
0.010 0.014
0.365 0.400
−−−− −−−−
0.310 0.325
0.250 0.280
0.300 BSC
−−−−
−−−− 0.430
0.100 BSC
0.115 0.130 0.150
MIN
−−−−
0.015
0.014
0.008
0.355
0.005
0.300
0.240
MILLIMETERS
MIN
NOM
MAX
−−−−
−−−−
5.33
0.38
−−−− −−−−
0.35
0.46
0.56
0.20
0.25
0.36
9.02
9.27 10.02
0.13
−−−− −−−−
7.62
7.87
8.26
6.10
6.35
7.11
7.62 BSC
−−−−
−−−− 10.92
2.54 BSC
2.92
3.30
3.81
LM301A, LM201A, LM201AV
PACKAGE DIMENSIONS
SOIC−8 NB
CASE 751−07
ISSUE AK
−X−
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
A
8
5
S
B
0.25 (0.010)
M
Y
M
1
4
−Y−
K
G
C
N
DIM
A
B
C
D
G
H
J
K
M
N
S
X 45 _
SEATING
PLANE
−Z−
0.10 (0.004)
H
D
0.25 (0.010)
M
Z Y
S
X
S
M
J
SOLDERING FOOTPRINT*
MILLIMETERS
MIN
MAX
4.80
5.00
3.80
4.00
1.35
1.75
0.33
0.51
1.27 BSC
0.10
0.25
0.19
0.25
0.40
1.27
0_
8_
0.25
0.50
5.80
6.20
INCHES
MIN
MAX
0.189
0.197
0.150
0.157
0.053
0.069
0.013
0.020
0.050 BSC
0.004
0.010
0.007
0.010
0.016
0.050
0 _
8 _
0.010
0.020
0.228
0.244
1.52
0.060
7.0
0.275
4.0
0.155
0.6
0.024
1.270
0.050
SCALE 6:1
mm Ǔ
ǒinches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
http://onsemi.com
7
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
LM301A/D