INTERSIL CD4098BMS

CD4098BMS
CMOS Dual Monostable Multivibrator
December 1992
Features
Description
• High Voltage Type (20V Rating)
CD4098BMS dual monostable multivibrator provides stable
retriggerable/resettable one shot operation for any fixed voltage timing application.
• Retriggerable/Resettable Capability
• Trigger and Reset Propagation Delays Independent of
RX, CX
• Triggering from Leading or Trailing Edge
• Q and Q Buffered Outputs Available
• Separate Resets
• Wide Range of Output Pulse Widths
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
• Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
An external resistor (RX) and an external capacitor (CX)
control the timing for the circuit. Adjustment of RX and CX
provides a wide range of output pulse widths from the Q and
Q terminals. The time delay from trigger input to output
transition (trigger propagation delay) and the time delay from
reset input to output transition (reset propagation delay) are
independent of RX and CX.
Leading edge triggering (+TR) and trailing edge triggering
(-TR) inputs are provided for triggering from either edge of
an input pulse. An unused +TR input should be tied to VSS.
An unused -TR input should be tied to VDD. A RESET (on
low level) is provided for immediate termination of the output
pulse or to prevent output pulses when power is turned on.
An unused RESET input should be tied to VDD. However, if
an entire section of the CD4098BMS is not used, its RESET
should be tied to VSS. See Table 9.
In normal operation the circuit triggers (extends the output
pulse one period) on the application of each new trigger
pulse. For operation in the non-retriggerable mode, Q is
connected to -TR when leading edge triggering (+TR) is
used or Q is connected to +TR when trailing edge triggering
(-TR) is used.
The time period (T) for this multivibrator can be
approximated by: TX = 1/2RXCX for CX 3 0.01µF. Time
periods as a function of RX for values of CX and VDD are
given in Figure 8. Values of T vary from unit to unit and as a
function of voltage, temperature, and RXCX.
• Pulse Delay and Timing
• Pulse Shaping
Astable Multivibrator
The minimum value of external resistance, RX, is 5kΩ. The
maximum value of external capacitance, CX, is 100µF.
Figure 9 shows time periods as a function of CX for values of
RX and VDD.
Pinout
The output pulse width has variations of ±2.5% typically, over
the temperature range of -55oC to +125oC for CX = 1000pF
and RX = 100kΩ.
CD4098BMS
TOP VIEW
CX1
1
16 VDD
RXCX (1)
2
15 CX2
RESET (1)
3
14 RXCX (2)
+TR (1)
4
13 RESET (2)
-TR (1)
5
12 +TR (2)
The CD4098BMS is supplied in these 16-lead outline packages:
Q1
6
11 -TR (2)
Q1
7
10 Q2
VSS
8
9 Q2
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
For power supply variations of ±5%, the output pulse width
has variations of ±0.5% typically, for VDD = 10V and 15V
and ±1% typically, for VDD = 5V at CX = 1000pF and
RX = 5kΩ.
H4T
H1F
H6W
TERMINALS 1, 8, 15 ARE ELECTRICALLY
CONNECTED INTERNALLY
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-482
File Number
3332
CD4098BMS
Functional Diagram
CX1
RX1
VDD
1
+TR
-TR
RESET
+TR
-TR
RESET
2 RXCX (1)
4
6
5
Q1
MONO 1
3
7
12
10
11
Q1
Q2
MONO 2
9
13
15
Q2
14 RXCX (2)
VDD
VDD = 16
VSS = 8
CX2
7-483
RX2
Specifications CD4098BMS
Absolute Maximum Ratings
Reliability Information
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . .±10mA
Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC
Package Types D, F, K, H
Storage Temperature Range (TSTG) . . . . . . . . . . . -65oC to +150oC
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for
10s Maximum
Thermal Resistance . . . . . . . . . . . . . . . .
θja
θjc
Ceramic DIP and FRIT Package . . . . . 80oC/W
20oC/W
Flatpack Package . . . . . . . . . . . . . . . . 70oC/W
20oC/W
o
Maximum Package Power Dissipation (PD) at +125 C
For TA = -55oC to +100oC (Package Type D, F, K) . . . . . . 500mW
For TA = +100oC to +125oC (Package Type D, F, K) . . . . . Derate
Linearity at 12mW/oC to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Supply Current
SYMBOL
IDD
CONDITIONS (NOTE 1)
VDD = 20V, VIN = VDD or GND
VDD = 18V, VIN = VDD or GND
Input Leakage Current
IIL
VIN = VDD or GND
VDD = 20V
VDD = 18V
Input Leakage Current
IIH
VIN = VDD or GND
VDD = 20V
GROUP A
SUBGROUPS
LIMITS
TEMPERATURE
MIN
+25
-
2
µA
+125oC
-
200
µA
3
-55oC
-
2
µA
1
+25o
C
-100
-
nA
2
+125oC
-1000
-
nA
3
-55oC
-100
-
nA
1
+25oC
-
100
nA
2
+125oC
-
1000
nA
-
100
nA
-
50
mV
-
V
3
Output Voltage
VOL15
VDD = 15V, No Load
1, 2, 3
+25oC, +125oC, -55oC
Output Voltage
VOH15
VDD = 15V, No Load (Note 3)
1, 2, 3
+25oC, +125oC, -55oC 14.95
Output Current (Sink)
IOL5
VDD = 5V, VOUT = 0.4V
UNITS
1
-55oC
VDD = 18V
MAX
2
oC
1
+25oC
0.53
-
mA
Output Current (Sink)
IOL10
VDD = 10V, VOUT = 0.5V
1
+25oC
1.4
-
mA
Output Current (Sink)
IOL15
VDD = 15V, VOUT = 1.5V
1
+25oC
3.5
-
mA
1
+25oC
-
-0.53
mA
1
+25oC
-
-1.8
mA
Output Current (Source)
Output Current (Source)
IOH5A
IOH5B
VDD = 5V, VOUT = 4.6V
VDD = 5V, VOUT = 2.5V
Output Current (Source)
IOH10
VDD = 10V, VOUT = 9.5V
1
+25oC
-
-1.4
mA
Output Current (Source)
IOH15
VDD = 15V, VOUT = 13.5V
1
+25oC
-
-3.5
mA
1
+25oC
-2.8
-0.7
V
1
+25oC
0.7
2.8
V
N Threshold Voltage
P Threshold Voltage
Functional
VNTH
VPTH
F
VDD = 10V, ISS = -10µA
VSS = 0V, IDD = 10µA
VDD = 2.8V, VIN = VDD or GND
7
+25oC
VDD = 20V, VIN = VDD or GND
7
+25oC
VDD = 18V, VIN = VDD or GND
8A
+125oC
VDD = 3V, VIN = VDD or GND
8B
-55oC
VOH > VOL <
VDD/2 VDD/2
V
Input Voltage Low
(Note 2)
VIL
VDD = 5V, VOH > 4.5V, VOL < 0.5V
1, 2, 3
+25oC, +125oC, -55oC
-
1.5
V
Input Voltage High
(Note 2)
VIH
VDD = 5V, VOH > 4.5V, VOL < 0.5V
1, 2, 3
+25oC, +125oC, -55oC
3.5
-
V
Input Voltage Low
(Note 2)
VIL
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
1, 2, 3
+25oC, +125oC, -55oC
-
4
V
Input Voltage High
(Note 2)
VIH
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
1, 2, 3
+25oC, +125oC, -55oC
11
-
V
NOTES: 1. All voltages referenced to device GND, 100% testing being
implemented.
2. Go/No Go test with limits applied to inputs.
7-484
3. For accuracy, voltage is measured differentially to VDD. Limit
is 0.050V max.
Specifications CD4098BMS
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Propagation Delay
+TR, -TR to Q, Q
Transition Time
Transition Time
(Note 2)
SYMBOL
TPHL1
TPLH1
TTHL1
TTLH1
CONDITIONS (NOTE 1, 2)
GROUP A
SUBGROUPS TEMPERATURE
VDD = 5V, VIN = VDD or GND
RX = 5K to 10KΩ, CX ≥ 15pF
VDD = 5V, VIN = VDD or GND
RX = 5K to 10KΩ, CX = 15pF to
10,000pF
VDD = 5V, VIN = VDD or GND
RX = 5K to 10KΩ, CX ≥ 15pF
LIMITS
MIN
MAX
UNITS
9
+25oC
-
500
ns
10, 11
+125oC, -55oC
-
675
ns
9
+25oC
-
200
ns
10, 11
+125oC, -55oC
-
270
ns
9
+25oC
-
200
ns
-
270
ns
10, 11
+125oC,
-55oC
NOTES:
1. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
2. -55oC and +125oC limits guaranteed, 100% testing being implemented.
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
LIMITS
PARAMETER
Supply Current
SYMBOL
IDD
CONDITIONS
NOTES
VDD = 5V, VIN = VDD or GND
1, 2
TEMPERATURE
-55o
o
C, +25 C
VDD = 15V, VIN = VDD or GND
1, 2
UNITS
-
1
µA
-
30
µA
2
µA
+125oC
-
60
µA
-55oC, +25oC
-
2
µA
+125oC
+125
1, 2
MAX
-
oC
VDD = 10V, VIN = VDD or GND
MIN
-55oC, +25oC
-
120
µA
Output Voltage
VOL
VDD = 5V, No Load
1, 2
+25oC, +125oC,
-55oC
-
50
mV
Output Voltage
VOL
VDD = 10V, No Load
1, 2
+25oC, +125oC,
-55oC
-
50
mV
Output Voltage
VOH
VDD = 5V, No Load
1, 2
+25oC, +125oC,
-55oC
4.95
-
V
Output Voltage
VOH
VDD = 10V, No Load
1, 2
+25oC, +125oC,
-55oC
9.95
-
V
Output Current (Sink)
IOL5
VDD = 5V, VOUT = 0.4V
1, 2
+125oC
0.36
-
mA
-55oC
0.64
-
mA
Output Current (Sink)
Output Current (Sink)
Output Current (Source)
IOL10
IOL15
IOH5A
VDD = 10V, VOUT = 0.5V
1, 2
VDD = 15V, VOUT = 1.5V
1, 2
VDD = 5V, VOUT = 4.6V
1, 2
+125oC
0.9
-
mA
-55oC
1.6
-
mA
+125oC
2.4
-
mA
-55oC
4.2
-
mA
+125oC
-
-0.36
mA
-
-0.64
mA
-
-1.15
mA
-
-2.0
mA
-
-0.9
mA
-
-1.6
mA
-
-2.4
mA
oC
-
-4.2
mA
oC, +125oC,
-
3
V
+7
-
V
-55
Output Current (Source)
IOH5B
VDD = 5V, VOUT = 2.5V
+125oC
1, 2
-55
Output Current (Source)
IOH10
VDD = 10V, VOUT = 9.5V
IOH15
VDD =15V, VOUT = 13.5V
Input Voltage High
VIL
VIH
VDD = 10V, VOH > 9V, VOL <
1V
1, 2
VDD = 10V, VOH > 9V, VOL <
1V
1, 2
7-485
oC
+125oC
1, 2
-55
Input Voltage Low
oC
+125oC
1, 2
-55
Output Current (Source)
oC
+25
-55oC
+25oC, +125oC,
-55oC
Specifications CD4098BMS
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)
LIMITS
PARAMETER
SYMBOL
Propagation Delay
+TR, -TR to Q, Q
CX ≥ 15pF
TPHL1
TPLH1
Propagation Delay
Reset CX ≥ 15pF
TPHL2
TPLH2
Transition Time
CX = 15pF to 10,000pF
TTHL1
Transition Time
CX = 0.01µF to 0.1µF
TTLH2
TTHL2
Transition Time
CX = 0.1µF to 1µF
TTHL3
CONDITIONS
NOTES
TTLH1
Minimum Reset Pulse
Width, CX = 15pF
TW
Minimum Reset Pulse
Width, CX = 1000pF
TW
Minimum Reset Pulse
Width, CX = 0.1µF
TW
Pulse Width Match Between Circuits in Same
Package
TW
Input Capacitance
TRTR
TFTR
CIN
MAX
UNITS
VDD = 10V
1, 2, 3, 4
+25 C
-
250
ns
1, 2, 3, 4
+25oC
-
200
ns
VDD = 5V
1, 2, 3
+25oC
-
450
ns
o
VDD = 10V
1, 2, 3, 4
+25 C
-
250
ns
VDD = 15V
1, 2, 3,4
+25oC
-
150
ns
o
-
100
ns
o
VDD = 10V
1, 2, 3, 4
+25 C
VDD = 15V
1, 2, 3, 4
+25 C
-
80
ns
VDD = 5V
1, 2, 3
+25oC
-
300
ns
VDD = 10V
1, 2, 3, 5
+25oC
-
150
ns
VDD = 15V
1, 2, 3, 5
+25oC
-
130
ns
o
VDD = 5V
1, 2, 3
+25 C
-
500
ns
VDD = 10V
1, 2, 3, 4
+25oC
-
300
ns
1, 2, 3, 4
+25oC
-
160
ns
o
VDD = 10V
1, 2, 3, 4
+25 C
-
100
ns
VDD = 15V
1, 2, 3, 4
+25oC
-
80
ns
o
VDD = 5V
1, 2, 3, 5
+25 C
-
200
ns
VDD = 10V
1, 2, 3, 5
+25oC
-
80
ns
o
VDD = 15V
1, 2, 3, 5
+25 C
-
60
ns
VDD = 5V
1, 2, 3, 5
+25oC
-
1200
ns
VDD = 10V
1, 2, 3, 5
+25oC
-
600
ns
VDD = 15V
1, 2, 3,5
+25oC
-
500
ns
1, 2, 3, 5
o
+25 C
-
50
µs
VDD = 10V
1, 2, 3, 5
+25
oC
-
30
µs
VDD = 15V
1, 2, 3, 5
+25oC
-
20
µs
VDD = 5V
1, 2, 3, 6
+25
oC
-
10
%
VDD = 10V
1, 2, 3, 6
+25oC
-
15
%
1, 2, 3, 6
oC
VDD = 5V
-
15
%
VDD = 5V to 15V
1, 2
+25oC
-
100
µs
Any Inputs
1, 2
+25oC
-
7.5
pF
VDD = 15V
Trigger Rise or Fall Time
o
MIN
VDD = 15V
VDD = 15V
Transition Time
CX ≥ 15pF
TEMPERATURE
+25
NOTES:
1. All voltages referenced to device GND.
2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized
on initial design release and upon design changes which would affect these characteristics.
3. CL = 50pF, RL = 200K, inputs tR, tF < 20ns.
4. RX = 5K to 10MΩ.
5. RX = 100kΩ
6. RX = 10kΩ
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
LIMITS
PARAMETER
Supply Current
N Threshold Voltage
SYMBOL
IDD
VNTH
CONDITIONS
VDD = 20V, VIN = VDD or GND
VDD = 10V, ISS = -10µA
7-486
NOTES
TEMPERATURE
MIN
MAX
UNITS
1, 4
+25oC
-
7.5
µA
1, 4
+25oC
-2.8
-0.2
V
Specifications CD4098BMS
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
LIMITS
PARAMETER
SYMBOL
NOTES
TEMPERATURE
MIN
MAX
UNITS
VDD = 10V, ISS = -10µA
1, 4
+25oC
-
±1
V
VTP
VSS = 0V, IDD = 10µA
1, 4
+25oC
0.2
2.8
V
∆VTP
VSS = 0V, IDD = 10µA
1, 4
+25oC
-
±1
V
1
+25oC
VOH >
VDD/2
VOL <
VDD/2
V
1, 2, 3, 4
+25oC
-
1.35 x
+25oC
Limit
ns
N Threshold Voltage
Delta
∆VTN
P Threshold Voltage
P Threshold Voltage
Delta
Functional
F
CONDITIONS
VDD = 18V, VIN = VDD or GND
VDD = 3V, VIN = VDD or GND
Propagation Delay Time
TPHL
TPLH
VDD = 5V
3. See Table 2 for +25oC limit.
NOTES: 1. All voltages referenced to device GND.
2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
4. Read and Record
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25oC
PARAMETER
SYMBOL
DELTA LIMIT
Supply Current - MSI-1
IDD
± 0.2µA
Output Current (Sink)
IOL5
± 20% x Pre-Test Reading
IOH5A
± 20% x Pre-Test Reading
Output Current (Source)
TABLE 6. APPLICABLE SUBGROUPS
MIL-STD-883
METHOD
GROUP A SUBGROUPS
Initial Test (Pre Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 1 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 2 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
100% 5004
1, 7, 9, Deltas
100% 5004
1, 7, 9
100% 5004
1, 7, 9, Deltas
CONFORMANCE GROUP
PDA (Note 1)
Interim Test 3 (Post Burn-In)
PDA (Note 1)
Final Test
Group B
IDD, IOL5, IOH5A
100% 5004
2, 3, 8A, 8B, 10, 11
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11
Subgroup B-5
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas
Subgroup B-6
Sample 5005
1, 7, 9
Sample 5005
1, 2, 3, 8A, 8B, 9
Group A
Group D
READ AND RECORD
Subgroups 1, 2, 3, 9, 10, 11
Subgroups 1, 2 3
NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.
TABLE 7. TOTAL DOSE IRRADIATION
CONFORMANCE GROUPS
Group E Subgroup 2
TEST
READ AND RECORD
MIL-STD-883
METHOD
PRE-IRRAD
POST-IRRAD
PRE-IRRAD
POST-IRRAD
5005
1, 7, 9
Table 4
1, 9
Table 4
7-487
Specifications CD4098BMS
TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS
OSCILLATOR
FUNCTION
OPEN
GROUND
VDD
Static Burn-In 1
Note 1
6, 7, 9, 10
1-5, 8, 11-15
16
Static Burn-In 2
Note 1
6, 7, 9, 10
1, 8, 15
2-5, 11-14, 16
Dynamic BurnIn Note 1
-
1, 4, 8, 12, 15
2, 14, 16
2, 6, 7, 9, 10, 14
1, 8, 15
3-5, 11-13, 16
Irradiation
Note 2
9V ± -0.5V
50kHz
25kHz
6, 7, 9, 10
5, 11
3, 13
NOTE:
1. Each pin except VDD and GND will have a series resistor of 10K ± 5%, VDD = 18V ± 0.5V
2. Each pin except VDD and GND will have a series resistor of 47K ± 5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, VDD
= 10V ± 0.5V
TABLE 9. FUNCTIONAL TERMINAL CONNECTIONS
VDD TO
TERM. NO.
FUNCTION
VSS TO
TERM. NO.
MONO 1
MONO 2
Leading Edge Trigger/
Retriggerable
3, 5
Leading Edge Trigger/
Non-Retriggerable
MONO 1
MONO 1
MONO 2
11, 13
4
12
3
13
4
12
Trailing Edge Trigger/
Retriggerable
3
13
5
11
Trailing Edge Trigger/
Non-Retriggerable
3
13
5
11
Unused Section
5
11
4
MONO 2
INPUT PULSE TO
TERM. NO.
12
3, 4
OTHER
CONNECTIONS
MONO 1
MONO 2
5-7
11-9
4-6
12-10
12, 13
NOTES:
1. A retriggerable one-shot multivibrator has an output pulse width which is extended one full time period (TX) after application of the last
trigger pulse. The minimum time between retriggering edges (or trigger and retrigger edges) is 40% of (TX).
2. A non-retriggerable one-shot multivibrator has a time period TX referenced from the application of the first trigger pulse.
INPUT PULSE TRAIN
RETRIGGERABLE MODE
PULSE WIDTH (+TR MODE)
NON-RETRIGGERABLE MODE
PULSE WIDTH (-TR MODE)
TX
TX
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
488
CD4098BMS
Logic Diagram
VDD
4 (12) *
+TR
D
Q
C
5 (11) *
-TR
R1
R2
VDD
3 (13) *
RESET
*
2 (14)
RXCX
1 (15)
8
VSS
16
VDD
VSS
Q
6 (10)
7 (9)
Q
VDD
NOTE:
SCHEMATIC SHOWN IS 1/2 OF TOTAL
PACKAGE. TWO SETS OF TERMINAL
NUMBERS ARE SHOWN. TERMINALS
1, 8, AND 15 ARE ELECTRICALLY
CONNECTED INTERNALLY.
*ALL INPUTS ARE PROTECTED
BY CMOS PROTECTION
NETWORK
VSS
FIGURE 1. LOGIC DIAGRAM
AMBIENT TEMPERATURE (TA) = +25oC
30
OUTPUT LOW (SINK) CURRENT (IOL) (mA)
OUTPUT LOW (SINK) CURRENT (IOL) (mA)
Typical Performance Characteristics
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
25
20
15
10V
10
5
5V
0
5
10
15
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
AMBIENT TEMPERATURE (TA) = +25oC
15.0
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
12.5
10.0
10V
7.5
5.0
2.5
5V
0
FIGURE 2. TYPICAL OUTPUT LOW (SINK) CURRENT
CHARACTERISTICS
5
10
15
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
FIGURE 3. MINIMUM OUTPUT LOW (SINK) CURRENT
CHARACTERISTICS
7-489
CD4098BMS
0
AMBIENT TEMPERATURE (TA) = +25oC
GATE-TO-SOURCE VOLTAGE (VGS) = -5V
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
-15
-10
-5
0
-5
-10
-15
-10V
-20
-25
-15V
-30
-5
-10V
TRANSITION TIME (tTHL, tTLH) (ns)
PROPAGATION DELAY TIME (tPHL, tPLH) (ns)
AMBIENT TEMPERATURE (TA) = +25oC
200
10V
15V
20
40
60
80
100 120
LOAD CAPACITANCE (CL) (pF)
200
100
10V
AMBIENT TEMPERATURE (TA) = +25oC
CX = 100pF
CX = 0.1 µF
2
105
EXTERNAL CAPACITANCE (CX) (pF)
EXTERNAL RESISTANCE (RX) (Ω)
8
6
4
CX = 1000pF
8
6
4
CX = 0.01µF
2
4
10
8
6
4
2
103
VDD = 3V, 5V
2 4 68
10-1
1
2 4 68
10
VDD = 3V
= 5V
= 10V, 15V, 18V
VDD = 5V, 10V, 15V, 18V
2 4 68 2 4 68
102
103
20
40
60
80
100
LOAD CAPACITANCE (CL) (pF)
AMBIENT TEMPERATURE (TA) = +25oC
CX = 15pF
2
5V
50
FIGURE 7. TRANSITION TIME vs LOAD CAPACITANCE FOR
RX = 5kΩ-10000kΩ AND CX = 15pF-10000pF
107
106
SUPPLY VOLTAGE (VDD) = 5V
150
0
0
140
FIGURE 6. TYPICAL PROPAGATION DELAY TIME vs LOAD CAPACITANCE, TRIGGER INTO Q OUT (ALL VALUES
OF CX AND RX).
8
6
4
-15
FIGURE 5. MINIMUM OUTPUT HIGH (SOURCE) CURRENT
CHARACTERISTICS
SUPPLY VOLTAGE (VDD) = 15V
0
-10
-15V
AMBIENT TEMPERATURE (TA) = +25oC
100
0
GATE-TO-SOURCE VOLTAGE (VGS) = -5V
FIGURE 4. TYPICAL OUTPUT HIGH (SOURCE) CURRENT
CHARACTERISTICS
300
0
AMBIENT TEMPERATURE (TA) = +25oC
OUTPUT HIGH (SOURCE) CURRENT (IOH) (mA)
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
-15
-10
-5
(Continued)
OUTPUT HIGH (SOURCE) CURRENT (IOH) (mA)
Typical Performance Characteristics
2 4 68
104
24 68
105
107
VDD = 3V
= 5V
= 10V, 15V, 18V
106
RX = 10KΩ
105
104
103
RX = 100KΩ
RX = 5KΩ
RX =1MΩ
102
RX = 10MΩ
10
24 68
10-1
106
PULSE WIDTH (PW) (µs)
FIGURE 8. TYPICAL EXTERNAL RESISTANCE vs PULSE
WIDTH
1
10
102
103
104
PULSE WIDTH (PW) (µs)
105
106
FIGURE 9. TYPICAL EXTERNAL CAPACITANCE vs PULSE
WIDTH
7-490
CD4098BMS
Typical Performance Characteristics
MINIMUM RESET PULSE WIDTH (tWR) (ns)
1058
(Continued)
AMBIENT TEMPERATURE (TA) = +25oC
CL = 50pF RX = 100KΩ
FREQUENCY = 100KHz
RISE TIME (tr), FALL (tf) = 20ns
6
4
2
1048
6
4
2
SUPPLY VOLTAGE (VDD) = 5V
1038
6
4
2
1028
6
4
2
10V
15V
10
10
2
4
2
6 8
4
6 8
2
4
6 8
2
102
103
104
EXTERNAL CAPACITANCE (CX) (pF)
4
6 8
105
AVERAGE POWER - DISSIPATION FOR 100%
DUTY CYCLE (P100) (µW)
FIGURE 10. TYPICAL MINIMUM RESET PULSE WIDTH vs EXTERNAL CAPACITANCE
106
AMBIENT TEMPERATURE (TA) = +25oC
RX = 5KΩ TO 1MΩ
CL = 50pF
CX = 100pF
1000pF 0.01µF
1µF
0.1µF
6
4
2
105
6
4
To calculate average power dissipation(P)
for less than 100% duty cycle:
P100 = average power for 100% duty
cycle:
2
P=
104
tm
(
)
τT
6
4
τT
P100 where τm = one shot pulse
width
τT = trigger pulse period
2
e.g. For τm = 600µs, tT = 1000µs. CX = 0.01mF
103
6
4
τm
VDD = 5V
VDD = 5V
= 10V
= 15V
2
102
2
1
4 68
2
4 68
2
4 68
2
4 68
2
P1 =
(
600
1000
)
103 µW = 600µW (see dotted line on
graph)
4 68
10
102
103
104
ONE-SHOT PULSE WIDTH (τm) (µs)
105
FIGURE 11. AVERAGE POWER DISSIPATION vs ONE-SHOT PULSE WIDTH
Applications
VDD
VDD
RX1
RX2
CX1
1
+TR
4
5
CX2
2
6
VSS
15
14
11
10
12 MONO 2
VDD
13
Q
MONO 1
VDD
3
-TR
RX1 CX1
2
RX2 CX2
T2 ≈
2
CX ≥ 0.01µF
T1 ≈
INPUT PULSE
OUTPUT PULSE
T1
T2
FIGURE 12. PULSE DELAY
7-491
Q
OUTPUT
CD4098BMS
Applications
(Continued)
VDD
VDD
SUPPLY
IDD
RX1
RX2
CX1
+TR
1
R
2
4
5
VDD
CX2
6
Q1
-TR
MONO 1
VSS
R
Q1
3 8
IDD, TX vs RX
15
14
Q2
11
9
12 MONO 2
Q2
10
13
RX
IDD
(AVG.)
TX
(T1 + T2)
VDD
10kΩ
1mA
3.8µs
5V
0.05mA
0.5s
2.5mA
3.2µs
0.5mA
0.5s
5mA
3µs
1mA
0.5s
OUTPUT
10V
VSS
RUN
VDD
VDD VDD
SUPPLY 0
RESET*
VSS
RESET
10MΩ
10V
NOTES:
1. All values are typical.
*
TO ENSURE RESTART, APPLY RESET
(NEGATIVE PULSE) AFTER VDD
SUPPLY VOLTAGE HAS REACHED
ITS VDD LEVEL
T2
T1
T2
2. CX range: 0.0001µF to 0.1µF
Q2
TX
IDD
FIGURE 13. ASTABLE MULTIVIBRATOR WITH RESTART AFTER RESET CAPABILITY
Chip Dimensions and Pad Layout
Dimensions in parenthesis are in millimeters and are
derived from the basic inch dimensions as indicated.
Grid graduations are in mils (10-3 inch).
METALLIZATION:
PASSIVATION:
Thickness: 11kÅ − 14kÅ,
AL.
10.4kÅ - 15.6kÅ, Silane
BOND PADS: 0.004 inches X 0.004 inches MIN
DIE THICKNESS: 0.0198 inches - 0.0218 inches
7-492