Data Sheet

74HC132-Q100; 74HCT132-Q100
Quad 2-input NAND Schmitt trigger
Rev. 3 — 1 December 2015
Product data sheet
1. General description
The 74HC132-Q100; 74HCT132-Q100 is a quad 2-input NAND gate with Schmitt-trigger
inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to
interface inputs to voltages in excess of VCC. Schmitt trigger inputs transform slowly
changing input signals into sharply defined jitter-free output signals.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
 Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from 40 C to +85 C and from 40 C to +125 C
 Complies with JEDEC standard no. 7A
 ESD protection:
 MIL-STD-883, method 3015 exceeds 2000 V
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
 Multiple package options
3. Applications
 Wave and pulse shapers
 Astable multivibrators
 Monostable multivibrators
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
4. Ordering information
Table 1.
Ordering information
Type number
74HC132D-Q100
Package
Temperature range Name
Description
Version
40 C to +125 C
SO14
plastic small outline package; 14 leads; body width
3.9 mm
SOT108-1
40 C to +125 C
TSSOP14
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
74HCT132D-Q100
74HC132PW-Q100
74HCT132PW-Q100
5. Functional diagram
$
<
$
<
%
%
$
<
%
$
<
Logic symbol
74HC_HCT132_Q100
Product data sheet
<
%
%
PQD
Fig 1.
$
PQD
Fig 2.
IEC logic symbol
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
PQD
Fig 3.
Logic diagram (one
Schmitt trigger)
© NXP Semiconductors N.V. 2015. All rights reserved.
2 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
6. Pinning information
6.1 Pinning
+&4
+&74
$
9&&
%
%
<
$
$
<
%
%
<
$
*1'
<
DDD
Fig 4.
Pin configuration SO14 and TSSOP14
6.2 Pin description
Table 2.
Pin description
Symbol
Pin
Description
1A to 4A
1, 4, 9, 12
data input
1B to 4B
2, 5, 10, 13
data input
1Y to 4Y
3, 6, 8, 11
data output
GND
7
ground (0 V)
VCC
14
supply voltage
7. Functional description
Table 3.
Function table[1]
Input
Output
nA
nB
L
L
H
L
H
H
H
L
H
H
H
L
[1]
nY
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
3 of 18
NXP Semiconductors
74HC132-Q100; 74HCT132-Q100
Quad 2-input NAND Schmitt trigger
8. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
Conditions
Min
Max
Unit
0.5
+7
V
-
20
mA
-
20
mA
-
25
mA
50
mA
IIK
input clamping current
VI < 0.5 V or VI > VCC + 0.5 V
[1]
IOK
output clamping current
VO < 0.5 V or VO > VCC + 0.5 V
[1]
IO
output current
0.5 V < VO < VCC + 0.5 V
ICC
supply current
-
IGND
ground current
50
-
mA
Tstg
storage temperature
65
+150
C
-
500
mW
[2]
total power dissipation
Ptot
[1]
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
For SO14 package: Ptot derates linearly with 8 mW/K above 70 C.
For TSSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
9. Recommended operating conditions
Table 5.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
VCC
supply voltage
Conditions
74HC132-Q100
74HCT132-Q100
Unit
Min
Typ
Max
Min
Typ
Max
2.0
5.0
6.0
4.5
5.0
5.5
V
VI
input voltage
0
-
VCC
0
-
VCC
V
VO
output voltage
0
-
VCC
0
-
VCC
V
Tamb
ambient temperature
40
+25
+125
40
+25
+125
C
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
4 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
10. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
25 C
Conditions
40 C to +85 C 40 C to +125 C Unit
Min
Typ
Max
Min
Max
Min
Max
IO = 20 A; VCC = 2.0 V
1.9
2.0
-
1.9
-
1.9
-
V
IO = 20 A; VCC = 4.5 V
4.4
4.5
-
4.4
-
4.4
-
V
74HC132-Q100
VOH
VOL
HIGH-level
output voltage
LOW-level
output voltage
VI = VT+ or VT
IO = 20 A; VCC = 6.0 V
5.9
6.0
-
5.9
-
5.9
-
V
IO = 4.0 mA; VCC = 4.5 V
3.98
4.32
-
3.84
-
3.7
-
V
IO = 5.2 mA; VCC = 6.0 V
5.48
5.81
-
5.34
-
5.2
-
V
IO = 20 A; VCC = 2.0 V
-
0
0.1
-
0.1
-
0.1
V
IO = 20 A; VCC = 4.5 V
-
0
0.1
-
0.1
-
0.1
V
IO = 20 A; VCC = 6.0 V
-
0
0.1
-
0.1
-
0.1
V
IO = 4.0 mA; VCC = 4.5 V
-
0.15
0.26
-
0.33
-
0.4
V
IO = 5.2 mA; VCC = 6.0 V
VI = VT+ or VT
-
0.16
0.26
-
0.33
-
0.4
V
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
-
-
±0.1
-
±1.0
-
±1.0
A
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
2.0
-
20
-
40
A
CI
input
capacitance
-
3.5
-
-
-
-
-
pF
IO = 20 A
4.4
4.5
-
4.4
-
4.4
-
V
IO = 4.0 mA
3.98
4.32
-
3.84
-
3.7
-
V
74HCT132-Q100
VOH
VOL
HIGH-level
output voltage
LOW-level
output voltage
VI = VT+ or VT; VCC = 4.5 V
VI = VT+ or VT; VCC = 4.5 V
IO = 20 A;
-
0
0.1
-
0.1
-
0.1
V
IO = 4.0 mA;
-
0.15
0.26
-
0.33
-
0.4
V
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
-
-
±0.1
-
±1.0
-
±1.0
A
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
2.0
-
20
-
40
A
ICC
additional
supply current
per input pin;
VI = VCC  2.1 V; IO = 0 A;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
-
30
108
-
135
-
147
A
CI
input
capacitance
-
3.5
-
-
-
-
-
pF
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
5 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
11. Dynamic characteristics
Table 7.
Dynamic characteristics
GND = 0 V; CL = 50 pF; for load circuit see Figure 6.
Symbol Parameter
25 C
Conditions
40 C to +125 C Unit
Min
Typ
Max
Max
(85 C)
Max
(125 C)
-
36
125
155
190
VCC = 4.5 V
-
13
25
31
38
ns
VCC = 5.0 V; CL = 15 pF
-
11
-
-
-
ns
-
10
21
26
32
ns
VCC = 2.0 V
-
19
75
95
110
ns
VCC = 4.5 V
-
7
15
19
22
ns
-
6
13
16
19
ns
-
24
-
-
-
pF
-
20
33
41
50
ns
74HC132-Q100
tpd
propagation delay nA, nB to nY; see Figure 5
[1]
VCC = 2.0 V
VCC = 6.0 V
tt
transition time
[2]
see Figure 5
VCC = 6.0 V
CPD
power dissipation
capacitance
ns
per package; VI = GND to VCC
[3]
74HCT132-Q100
tpd
propagation delay nA, nB to nY; see Figure 5
[1]
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
tt
CPD
transition time
power dissipation
capacitance
-
17
-
-
-
ns
VCC = 4.5 V; see Figure 5
[2]
-
7
15
19
22
ns
per package;
VI = GND to VCC  1.5 V
[3]
-
20
-
-
-
pF
[1]
tpd is the same as tPHL and tPLH.
[2]
tt is the same as tTHL and tTLH.
[3]
CPD is used to determine the dynamic power dissipation (PD in W):
PD = CPD  VCC2  fi  N +  (CL  VCC2  fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
 (CL  VCC2  fo) = sum of outputs.
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
6 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
12. Waveforms
9,
Q$Q%LQSXW
90
*1'
W3+/
92+
W3/+
9<
90
9;
Q<RXWSXW
92/
W7+/
W7/+
DDL
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 5.
Table 8.
Input to output propagation delays
Measurement points
Type
Input
Output
VM
VM
VX
VY
74HC132-Q100
0.5VCC
0.5VCC
0.1VCC
0.9VCC
74HCT132-Q100
1.3 V
1.3 V
0.1VCC
0.9VCC
9,
QHJDWLYH
SXOVH
W:
90
*1'
9,
WI
WU
WU
WI
SRVLWLYH
SXOVH
*1'
90
90
90
W:
9&&
*
9,
92
'87
57
&/
DDK
Test data is given in Table 9.
Definitions test circuit:
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
CL = load capacitance including jig and probe capacitance.
Fig 6.
Test circuit for measuring switching times
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
7 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
Table 9.
Test data
Type
Input
Load
Test
VI
tr, tf
CL
74HC132-Q100
VCC
6.0 ns
15 pF, 50 pF
tPLH, tPHL
74HCT132-Q100
3.0 V
6.0 ns
15 pF, 50 pF
tPLH, tPHL
13. Transfer characteristics
Table 10. Transfer characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); see Figure 7 and Figure 8.
Symbol Parameter
Tamb = 25 C
Conditions
Tamb = 40 C
to +85 C
Tamb = 40 C
to +125 C
Unit
Min
Typ
Max
Min
Max
Min
Max
VCC = 2.0 V
0.7
1.18
1.5
0.7
1.5
0.7
1.5
V
VCC = 4.5 V
1.7
2.38
3.15
1.7
3.15
1.7
3.15
V
74HC132-Q100
VT+
VT
VH
positive-going
threshold
voltage
VCC = 6.0 V
2.1
3.14
4.2
2.1
4.2
2.1
4.2
V
negative-going VCC = 2.0 V
threshold
VCC = 4.5 V
voltage
VCC = 6.0 V
0.3
0.63
1.0
0.3
1.0
0.3
1.0
V
0.9
1.67
2.2
0.9
2.2
0.9
2.2
V
1.2
2.26
3.0
1.2
3.0
1.2
3.0
V
hysteresis
voltage
VCC = 2.0 V
0.2
0.55
1.0
0.2
1.0
0.2
1.0
V
VCC = 4.5 V
0.4
0.71
1.4
0.4
1.4
0.4
1.4
V
VCC = 6.0 V
0.6
0.88
1.6
0.6
1.6
0.6
1.6
V
VCC = 4.5 V
1.2
1.41
1.9
1.2
1.9
1.2
1.9
V
VCC = 5.5 V
1.4
1.59
2.1
1.4
2.1
1.4
2.1
V
negative-going VCC = 4.5 V
threshold
VCC = 5.5 V
voltage
0.5
0.85
1.2
0.5
1.2
0.5
1.2
V
0.6
0.99
1.4
0.6
1.4
0.6
1.4
V
hysteresis
voltage
VCC = 4.5 V
0.4
0.56
-
0.4
-
0.4
-
V
VCC = 5.5 V
0.4
0.60
-
0.4
-
0.4
-
V
74HCT132-Q100
VT+
VT
VH
positive-going
threshold
voltage
14. Transfer characteristics waveforms
92
9,
97
9+
97
9,
9+
97
Fig 7.
97
Transfer characteristics
74HC_HCT132_Q100
Product data sheet
92
PQD
PQD
Fig 8.
Transfer characteristics definitions
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
8 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
DDD
DDD
,&&
—$
,&&
—$
9,19
9,19
a. VCC = 2.0 V
b. VCC = 4.5 V
DDD
,&&
P$
9,19
c. VCC = 6.0 V
Fig 9.
Typical 74HC132-Q100 transfer characteristics
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
9 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
DDD
DDD
,&&
P$
,&&
P$
9,19
a. VCC = 4.5 V
9,19
b. VCC = 5.5 V
Fig 10. Typical 74HCT132-Q100 transfer characteristics
15. Application information
The slow input rise and fall times cause additional power dissipation, this can be
calculated using the following formula:
Padd = fi  (tr  ICC(AV) + tf  ICC(AV))  VCC where:
Padd = additional power dissipation (W);
fi = input frequency (MHz);
tr = rise time (ns); 10 % to 90 %;
tf = fall time (ns); 90 % to 10 %;
ICC(AV) = average additional supply current (A).
Average ICC(AV) differs with positive or negative input transitions, as shown in Figure 11
and Figure 12.
An example of a relaxation circuit using the 74HC132-Q100; 74HCT132-Q100 is shown
in Figure 13.
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
10 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
DDD
DYHUDJH
,&&
—$
SRVLWLYHJRLQJ
HGJH
QHJDWLYHJRLQJ
HGJH
9&&9
(1) Positive-going edge.
(2) Negative-going edge.
Fig 11. Average additional supply current as a function of VCC for 74HC132-Q100; linear change of VI between
0.1VCC to 0.9VCC.
DDD
DYHUDJH
,&&
—$
SRVLWLYHJRLQJ
HGJH
QHJDWLYHJRLQJ
HGJH
9&&9
(1) Positive-going edge.
(2) Negative-going edge.
Fig 12. Average additional supply current as a function of VCC for 74HCT132-Q100; linear change of VI between
0.1VCC to 0.9VCC.
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
11 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
9&&
5
9&&
$
<
%
&
DDF
For 74HC132-Q100 and 74HCT132-Q100:
1
1
f = ---  -----------------T K  RC
For K-factor see Figure 14
Fig 13. Relaxation oscillator
DDD
.
DDD
.
9&&9
9&&9
K-factor for 74HC132-Q100
K-factor for 74HCT132-Q100
Fig 14. Typical K-factor for relaxation oscillator
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
12 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
16. Package outline
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
'
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
ș
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
LQFKHV ș
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
-(,7$
(8523($1
352-(&7,21
,668('$7(
Fig 15. Package outline SOT108-1 (SO14)
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
13 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
SLQLQGH[
$
$
$
ș
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
ș
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
Fig 16. Package outline SOT402-1 (TSSOP14)
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
14 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
17. Abbreviations
Table 11.
Abbreviations
Acronym
Description
CMOS
Complementary Metal-Oxide Semiconductor
DUT
Device Under Test
ESD
ElectroStatic Discharge
HBM
Human Body Model
MM
Machine Model
MIL
Military
18. Revision history
Table 12.
Revision history
Document ID
Release date
74HC_HCT132_Q100 v.3 20151201
Modifications:
•
•
Product data sheet
Supersedes
Product data sheet
-
74HC_HCT132_Q100 v.2
-
74HC_HCT132_Q100 v.1
Product data sheet
Figure 14 added (typical K-factor for relaxation oscillator).
74HC_HCT132_Q100 v.1 20120712
74HC_HCT132_Q100
Change notice
General description changed.
74HC_HCT132_Q100 v.2 20120813
Modifications:
Data sheet status
Product data sheet
-
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
-
© NXP Semiconductors N.V. 2015. All rights reserved.
15 of 18
74HC132-Q100; 74HCT132-Q100
NXP Semiconductors
Quad 2-input NAND Schmitt trigger
19. Legal information
19.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
19.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT132_Q100
Product data sheet
Suitability for use in automotive applications — This NXP
Semiconductors product has been qualified for use in automotive
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
16 of 18
NXP Semiconductors
74HC132-Q100; 74HCT132-Q100
Quad 2-input NAND Schmitt trigger
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
19.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
74HC_HCT132_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 1 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
17 of 18
NXP Semiconductors
74HC132-Q100; 74HCT132-Q100
Quad 2-input NAND Schmitt trigger
21. Contents
1
2
3
4
5
6
6.1
6.2
7
8
9
10
11
12
13
14
15
16
17
18
19
19.1
19.2
19.3
19.4
20
21
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
Functional description . . . . . . . . . . . . . . . . . . . 3
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 4
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 6
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Transfer characteristics . . . . . . . . . . . . . . . . . . 8
Transfer characteristics waveforms. . . . . . . . . 8
Application information. . . . . . . . . . . . . . . . . . 10
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 13
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 15
Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Contact information. . . . . . . . . . . . . . . . . . . . . 17
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2015.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 1 December 2015
Document identifier: 74HC_HCT132_Q100