Data Sheet

74LVC16245A-Q100;
74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
Rev. 1 — 20 November 2012
Product data sheet
1. General description
The 74LVC16245A-Q100; 74LVCH16245A-Q100 are 16-bit transceivers featuring
non-inverting 3-state bus compatible outputs in both send and receive directions. The
device features two output-enable (nOE) inputs for easy cascading and two send/receive
(nDIR) inputs for direction control. nOE controls the outputs so that the buses are
effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit
transceiver. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to
5.5 V can be applied to the outputs. These features allow the use of these devices in
mixed 3.3 V and 5 V applications.
The 74LVCH16245A-Q100 bus hold on data inputs eliminates the need for external
pull-up resistors to hold unused inputs.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
 Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from 40 C to +85 C and from 40 C to +125 C
 5 V tolerant inputs/outputs for interfacing with 5 V logic
 Wide supply voltage range from 1.2 V to 3.6 V
 CMOS low power consumption
 MULTIBYTE flow-through standard pinout architecture
 Low inductance multiple power and ground pins for minimum noise and ground
bounce
 Direct interface with TTL levels
 High-impedance when VCC = 0 V
 All data inputs have bus hold (74LVCH16245A-Q100 only)
 Complies with JEDEC standard:
 JESD8-7A (1.65 V to 1.95 V)
 JESD8-5A (2.3 V to 2.7 V)
 JESD8-C/JESD36 (2.7 V to 3.6 V)
 ESD protection:
 MIL-STD-883, method 3015 exceeds 2000 V
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
3. Ordering information
Table 1.
Ordering information
Type number
Temperature range Package
74LVC16245ADGG-Q100
Name
Description
Version
40 C to +125 C
TSSOP48
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
SOT362-1
40 C to +125 C
VFBGA56
plastic very thin fine-pitch ball grid array
package; 56 balls; body 4.5  7  0.65 mm
SOT702-1
74LVCH16245ADGG-Q100
74LVC16245AEV-Q100
74LVCH16245AEV-Q100
4. Functional diagram
2DIR
1DIR
2OE
1OE
2A0
1A0
1B0
1A1
2B0
2A1
2B1
1B1
1A2
2A2
1B2
1A3
2B2
2A3
1B3
1A4
2B3
2A4
2B4
1B4
1A5
2A5
1B5
1A6
2B5
2A6
1B6
2B6
2A7
1A7
1B7
2B7
001aaa789
Fig 1.
Logic symbol
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
2 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
G3
3EN1[BA]
3EN2[AB]
G6
6EN1[BA]
6EN2[AB]
1OE
1DIR
2OE
2DIR
1A0
1B0
1
2
1A1
1B1
1A2
1B2
1A3
1B3
1A4
1B4
1A5
1B5
1A6
1B6
1A7
1B7
2A0
2B0
4
5
2A1
2B1
2A2
2B2
2A3
2B3
2A4
2B4
2A5
2B5
2A6
2B6
2A7
2B7
001aaa790
Fig 2.
IEC logic symbol
VCC
data input
to internal circuit
mna705
Fig 3.
Bus hold circuit
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
3 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
5. Pinning information
5.1 Pinning
/9&$4
/9&+$4
',5
2(
%
$
%
$
*1'
*1'
%
$
%
$
9&&
%
9&&
$
%
$
*1' *1'
% $
% $
% $
% $
*1' *1'
% $
% $
9&& % 9&&
$
% $
*1' *1'
% $
% $
',5 2(
/9&$4
/9&+$B4
EDOO$
LQGH[DUHD
$
%
&
'
(
)
*
+
.
DDD
7UDQVSDUHQWWRSYLHZ
DDD
Fig 4.
Pin configuration SOT362-1 (TSSOP48)
74LVC_LVCH16245A_Q100
Product data sheet
Fig 5.
Pin configuration SOT702-1 (VFBGA56)
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
4 of 17
74LVC16245A-Q100; 74LVCH16245A-Q100
NXP Semiconductors
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
5.2 Pin description
Table 2.
Pin description
Symbol
Pin
Description
SOT362-1
SOT702-1
1DIR, 2DIR
1, 24
A1, K1
direction control input
1B0 to 1B7
2, 3, 5, 6, 8, 9, 11, 12
B2, B1, C2, C1, D2, D1, E2, E1
data input/output
2B0 to 2B7
13, 14, 16, 17, 19, 20,
22, 23
F1, F2, G1, G2, H1, H2, J1, J2
data input/output
GND
4, 10, 15, 21, 28, 34, 39, B3, B4, D3, D4, G3, G4, J3, J4
45
ground (0 V)
VCC
7, 18, 31, 42
C3, C4, H3, H4
supply voltage
1OE, 2OE
48, 25
A6, K6
output enable input (active LOW)
1A0 to 1A7
47, 46, 44, 43, 41, 40,
38, 37
B5, B6, C5, C6, D5, D6, E5, E6
data input/output
2A0 to 2A7
36, 35, 33, 32, 30, 29,
27, 26
F6, F5, G6, G5, H6, H5, J6, J5
data input/output
n.c.
-
A2, A3, A4, A5, K2, K3, K4, K5
not connected
6. Functional description
Table 3.
Function table[1]
Inputs
Outputs
nOE
nDIR
nAn
nBn
L
L
nAn = nBn
inputs
L
H
inputs
nBn = nAn
H
X
Z
Z
[1]
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
5 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
IIK
input clamping current
VI
input voltage
IOK
output clamping current
Conditions
VI < 0 V
[1]
Max
Unit
0.5
+6.5
V
50
-
mA
0.5
+6.5
V
-
50
mA
output HIGH or LOW
[2]
0.5
VCC + 0.5
V
output 3-state
[2]
0.5
+6.5
V
-
50
mA
VO > VCC or VO < 0 V
output voltage
VO
Min
IO
output current
VO = 0 V to VCC
ICC
supply current
-
100
mA
IGND
ground current
100
-
mA
Tstg
storage temperature
65
+150
C
Ptot
total power dissipation
Tamb = 40 C to +125 C;
TSSOP48 package
[3]
-
500
mW
VFBGA56 package
[4]
-
1000
mW
[1]
The minimum input voltage ratings may be exceeded if the input current ratings are observed.
[2]
The output voltage ratings may be exceeded if the output current ratings are observed.
[3]
Above 60 C, the value of Ptot derates linearly with 5.5 mW/K.
[4]
Above 70 C, the value of Ptot derates linearly with 1.8 mW/K.
8. Recommended operating conditions
Table 5.
Recommended operating conditions
Symbol
Parameter
VCC
supply voltage
VI
input voltage
VO
output voltage
Conditions
Min
Typ
Max
Unit
1.65
-
3.6
V
functional
1.2
-
3.6
V
0
-
5.5
V
output HIGH or LOW
0
-
VCC
V
output 3-state
0
-
5.5
V
Tamb
ambient temperature
in free air
40
-
+125
C
t/V
input transition rise and fall rate
VCC = 1.2 V to 2.7 V
0
-
20
ns/V
VCC = 2.7 V to 3.6 V
0
-
10
ns/V
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
6 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
VIH
VIL
VOH
HIGH-level input
voltage
LOW-level input
voltage
HIGH-level
output voltage
40 C to +85 C
Conditions
VCC = 1.2 V
Min
Max
Min
Unit
Max
1.08
-
-
1.08
-
V
0.65  VCC
-
-
0.65  VCC
-
V
VCC = 2.3 V to 2.7 V
1.7
-
-
1.7
-
V
VCC = 2.7 V to 3.6 V
2.0
-
-
2.0
-
V
0.12
V
VCC = 1.65 V to 1.95 V
VCC = 1.2 V
-
-
0.12
-
VCC = 1.65 V to 1.95 V
-
-
0.35  VCC
-
VCC = 2.3 V to 2.7 V
-
-
0.7
-
0.7
V
VCC = 2.7 V to 3.6 V
-
-
0.8
-
0.8
V
VCC  0.2
-
-
VCC  0.3
-
V
1.2
-
-
1.05
-
V
0.35  VCC V
VI = VIH or VIL
IO = 100 A;
VCC = 1.65 V to 3.6 V
IO = 4 mA; VCC = 1.65 V
VOL
40 C to +125 C
Typ[1]
IO = 8 mA; VCC = 2.3 V
1.8
-
-
1.65
-
V
IO = 12 mA; VCC = 2.7 V
2.2
-
-
2.05
-
V
IO = 18 mA; VCC = 3.0 V
2.4
-
-
2.25
-
V
IO = 24 mA; VCC = 3.0 V
2.2
-
-
2.0
-
V
-
-
0.2
-
0.3
V
IO = 4 mA; VCC = 1.65 V
-
-
0.45
-
0.65
V
LOW-level output VI = VIH or VIL
voltage
IO = 100 A;
VCC = 1.65 V to 3.6 V
IO = 8 mA; VCC = 2.3 V
-
-
0.6
-
0.8
V
IO = 12 mA; VCC = 2.7 V
-
-
0.4
-
0.6
V
IO = 24 mA; VCC = 3.0 V
-
-
0.55
-
0.8
V
-
0.1
5
-
20
A
II
input leakage
current[2]
IOZ
OFF-state output VI = VIH or VIL;
current[2][3]
VO = 5.5 V or GND;
VCC = 3.6 V
-
0.1
5
-
20
A
IOFF
power-off
leakage current
VI or VO = 5.5 V; VCC = 0.0 V
-
0.1
10
-
20
A
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 3.6 V
-
0.1
20
-
80
A
ICC
additional supply per input pin; VI = VCC  0.6 V;
current
IO = 0 A; VCC = 2.7 V to 3.6 V
-
5
500
-
5000
A
CI
input capacitance VCC = 0 V to 3.6 V;
VI = GND to VCC
-
5.0
-
-
-
pF
CI/O
input/output
capacitance
-
10
-
-
-
pF
74LVC_LVCH16245A_Q100
Product data sheet
VI = 5.5 V or GND;
VCC = 3.6 V
VCC = 0 V to 3.6 V;
VI = GND to VCC
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
7 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
Table 6.
Static characteristics …continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
IBHL
bus hold LOW
current [4][5]
bus hold HIGH
current [4][5]
IBHH
40 C to +85 C
Conditions
Max
Min
Max
VCC = 1.65; VI = 0.58 V
10
-
-
10
-
A
VCC = 2.3; VI = 0.7 V
30
-
-
25
-
A
VCC = 3.0; VI = 0.8 V
75
-
-
60
-
A
VCC = 1.65; VI = 1.07 V
10
-
-
10
-
A
VCC = 2.3; VI = 1.7 V
30
-
-
25
-
A
bus hold LOW
VCC = 1.95 V
overdrive current V = 2.7 V
CC
[4][6]
VCC = 3.6 V
IBHHO
Unit
Min
VCC = 3.0; VI = 2.0 V
IBHLO
40 C to +125 C
Typ[1]
bus hold HIGH
VCC = 1.95 V
overdrive current V = 2.7 V
CC
[4][6]
VCC = 3.6 V
75
-
-
60
-
A
200
-
-
200
-
A
300
-
-
300
-
A
500
-
-
500
-
A
200
-
-
200
-
A
300
-
-
300
-
A
500
-
-
500
-
A
[1]
All typical values are measured at VCC = 3.3 V (unless stated otherwise) and Tamb = 25 C.
[2]
The bus hold circuit is switched off when VI > VCC allowing 5.5 V on the input terminal.
[3]
For I/O ports, the parameter IOZ includes the input leakage current.
[4]
Valid for data inputs of bus hold parts only (74LVCH16245A-Q100). Note that control inputs do not have a bus hold circuit.
[5]
The specified sustaining current at the data input holds the input below the specified VI level.
[6]
The specified overdrive current at the data input forces the data input to the opposite input state.
10. Dynamic characteristics
Table 7.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.
Symbol Parameter
tpd
propagation
delay
40 C to +85 C
Conditions
nAn to nBn; nBn to nAn; see Figure 6
enable time
VCC = 1.2 V
Max
-
13.0
-
-
-
ns
1.5
5.2
12.2
1.5
13.8
ns
VCC = 2.3 V to 2.7 V
1.0
2.8
6.0
1.0
6.7
ns
VCC = 2.7 V
1.0
2.7
4.7
1.0
6.0
ns
1.0
2.4
4.5
1.0
6.0
ns
-
15.0
-
-
-
ns
1.5
5.9
15.0
1.5
16.9
ns
nOE to nAn, nBn; see Figure 7
VCC = 1.65 V to 1.95 V
Product data sheet
Min
VCC = 1.65 V to 1.95 V
VCC = 1.2 V
74LVC_LVCH16245A_Q100
Max
40 C to +125 C Unit
[1]
VCC = 3.0 V to 3.6 V
ten
Min
Typ[2]
[1]
VCC = 2.3 V to 2.7 V
1.0
3.3
7.9
1.0
8.8
ns
VCC = 2.7 V
1.5
3.5
6.7
1.5
8.5
ns
VCC = 3.0 V to 3.6 V
1.0
2.7
5.5
1.0
7.0
ns
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
8 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
Table 7.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.
Symbol Parameter
tdis
disable time
40 C to +85 C
Conditions
nOE to nAn, nBn; see Figure 7
[1]
Min
Max
-
11.0
-
-
-
ns
VCC = 1.65 V to 1.95 V
1.0
4.9
13.1
1.0
14.7
ns
VCC = 2.3 V to 2.7 V
0.5
2.7
7.1
0.5
7.9
ns
VCC = 2.7 V
1.5
3.4
6.6
1.5
8.5
ns
1.5
3.3
5.6
1.5
7.0
ns
VCC = 1.65 V to 1.95 V
-
11.5
-
-
-
pF
VCC = 2.3 V to 2.7 V
-
15.2
-
-
-
pF
VCC = 3.0 V to 3.6 V
-
18.5
-
-
-
pF
VCC = 3.0 V to 3.6 V
power
dissipation
capacitance
Max
40 C to +125 C Unit
[1]
VCC = 1.2 V
CPD
Min
Typ[2]
[3]
per input; VI = GND to VCC
tpd is the same as tPLH and tPHL.
ten is the same as tPZL and tPZH.
tdis is the same as tPLZ and tPHZ.
[2]
Typical values are measured at Tamb = 25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
[3]
CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD  VCC2  fi  N + (CL  VCC2  fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in Volts
N = number of inputs switching
(CL  VCC2  fo) = sum of the outputs.
11. Waveforms
VI
nAn, nBn
input
VM
GND
t PHL
t PLH
VOH
nBn, nAn
output
VM
VOL
mna477
Measurement points are given in Table 8.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 6.
The input (nAn, nBn) to output (nBn, nAn) propagation delays
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
9 of 17
74LVC16245A-Q100; 74LVCH16245A-Q100
NXP Semiconductors
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
VI
nOE input
VM
GND
tPLZ
tPZL
VCC
output
LOW-to-OFF
OFF-to-LOW
VM
VX
VOL
tPHZ
VOH
tPZH
VY
output
HIGH-to-OFF
OFF-to-HIGH
GND
VM
outputs
enabled
outputs
enabled
outputs
disabled
mna362
Measurement points are given in Table 8.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 7.
Table 8.
3-state enable and disable times
Measurement points
Supply voltage
VM
VCC
Input
VI
tr = tf
VX
VY
1.2 V
0.5  VCC
VCC
 2.5 ns
VOL + 0.15 V
VOH  0.15 V
1.65 V to 1.95 V
0.5  VCC
VCC
 2.5 ns
VOL + 0.15 V
VOH  0.15 V
2.3 V to 2.7 V
0.5  VCC
VCC
 2.5 ns
VOL + 0.15 V
VOH  0.15 V
2.7 V
1.5 V
2.7 V
 2.5 ns
VOL + 0.3 V
VOH  0.3 V
3.0 V to 3.6 V
1.5 V
2.7 V
 2.5 ns
VOL + 0.3 V
VOH  0.3 V
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
10 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
VI
tW
90 %
negative
pulse
VM
0V
tf
tr
tr
tf
VI
90 %
positive
pulse
0V
VM
10 %
VM
VM
10 %
tW
VEXT
VCC
VI
RL
VO
G
DUT
RT
RL
CL
001aae331
Test data is given in Table 9.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 8.
Table 9.
Test circuit for measuring switching times
Test data
Supply voltage
Input
VI
tr, tf
CL
RL
tPLH, tPHL
tPLZ, tPZL
tPHZ, tPZH
1.2 V
VCC
 2 ns
30 pF
1 k
open
2  VCC
GND
1.65 V to 1.95 V
VCC
 2 ns
30 pF
1 k
open
2  VCC
GND
2.3 V to 2.7 V
VCC
 2 ns
30 pF
500 
open
2  VCC
GND
2.7 V
2.7 V
 2.5 ns
50 pF
500 
open
2  VCC
GND
3.0 V to 3.6 V
2.7 V
 2.5 ns
50 pF
500 
open
2  VCC
GND
74LVC_LVCH16245A_Q100
Product data sheet
Load
VEXT
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
11 of 17
74LVC16245A-Q100; 74LVCH16245A-Q100
NXP Semiconductors
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
12. Package outline
TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm
SOT362-1
E
D
A
X
c
HE
y
v M A
Z
48
25
Q
A2
(A 3)
A1
pin 1 index
A
θ
Lp
L
1
detail X
24
w M
bp
e
2.5
0
5 mm
scale
DIMENSIONS (mm are the original dimensions).
UNIT
A
max.
A1
A2
A3
bp
c
D (1)
E (2)
e
HE
L
Lp
Q
v
w
y
Z
θ
mm
1.2
0.15
0.05
1.05
0.85
0.25
0.28
0.17
0.2
0.1
12.6
12.4
6.2
6.0
0.5
8.3
7.9
1
0.8
0.4
0.50
0.35
0.25
0.08
0.1
0.8
0.4
8o
o
0
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT362-1
Fig 9.
REFERENCES
IEC
JEDEC
JEITA
MO-153
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
Package outline SOT362-1 (TSSOP48)
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
12 of 17
74LVC16245A-Q100; 74LVCH16245A-Q100
NXP Semiconductors
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm
B
D
SOT702-1
A
ball A1
index area
A
E
A2
A1
detail X
e1
1/2
C
∅v M
C A B
∅w M C
b
e
y1 C
e
y
K
J
H
e
G
F
e2
E
D
1/2
e
C
X
B
A
ball A1
index area
1
2
3
4
5
6
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
b
D
E
e
e1
e2
v
w
y
y1
mm
1
0.3
0.2
0.7
0.6
0.45
0.35
4.6
4.4
7.1
6.9
0.65
3.25
5.85
0.15
0.08
0.08
0.1
OUTLINE
VERSION
SOT702-1
REFERENCES
IEC
JEDEC
JEITA
0
2.5
5 mm
scale
EUROPEAN
PROJECTION
ISSUE DATE
02-08-08
03-07-01
MO-225
Fig 10. Package outline SOT702-1 (VFBGA56)
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
13 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
13. Abbreviations
Table 10.
Abbreviations
Acronym
Description
CDM
Charged Device Model
DUT
Device Under Test
ESD
ElectroStatic Discharge
HBM
Human Body Model
MM
Machine Model
TTL
Transistor-Transistor Logic
MIL
Military
14. Revision history
Table 11.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
74LVC_LVCH16245A_Q100 v.1
20121120
Product data sheet
-
-
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
14 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
15. Legal information
15.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74LVC_LVCH16245A_Q100
Product data sheet
Suitability for use in automotive applications — This NXP
Semiconductors product has been qualified for use in automotive
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
15 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
74LVC_LVCH16245A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 20 November 2012
© NXP B.V. 2012. All rights reserved.
16 of 17
NXP Semiconductors
74LVC16245A-Q100; 74LVCH16245A-Q100
16-bit bus transceiver with direction pin; 5 V tolerant; 3-state
17. Contents
1
2
3
4
5
5.1
5.2
6
7
8
9
10
11
12
13
14
15
15.1
15.2
15.3
15.4
16
17
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
Functional description . . . . . . . . . . . . . . . . . . . 5
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 6
Recommended operating conditions. . . . . . . . 6
Static characteristics. . . . . . . . . . . . . . . . . . . . . 7
Dynamic characteristics . . . . . . . . . . . . . . . . . . 8
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 14
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Contact information. . . . . . . . . . . . . . . . . . . . . 16
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2012.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 20 November 2012
Document identifier: 74LVC_LVCH16245A_Q100