DATASHEET

NS
ESIG3
D
W
6
R N E EL5 1
®
D FOEL5162/
E
D
MEN 161,
COM160/EL5
E
R
N O T E E E L5
Data Sheet
S
Single 300MHz Current Feedback
Amplifier with Enable
EL5193, EL5193A
May 16, 2007
FN7182.4
Features
• 300MHz -3dB bandwidth
The EL5193 and EL5193A are current feedback amplifiers
with a bandwidth of 300MHz. This makes these amplifiers
ideal for todays high speed video and monitor applications.
With a supply current of just 4mA and the ability to run from
a single supply voltage from 5V to 10V, these amplifiers are
also ideal for hand held, portable or battery-powered
equipment.
The EL5193A also incorporates an enable and disable
function to reduce the supply current to 100µA typical per
amplifier. Allowing the CE pin to float or applying a low logic
level will enable the amplifier.
The EL5193 is offered in the 5 Ld SOT-23 package and the
EL5193A is available in the 6 Ld SOT-23 as well as the
industry-standard 8 Ld SOIC packages. Both operate over
the industrial temperature range of -40°C to +85°C.
• 4mA supply current
• Single and dual supply operation, from 5V to 10V supply
span
• Fast enable/disable (EL5193A only)
• Available in SOT-23 packages
• Dual (EL5293) and triple (EL5393) available
• High speed, 1GHz product available (EL5193)
• High speed, 6mA, 600MHz product available (EL5192,
EL5292, and EL5392)
• Pb-free plus anneal available (RoHS compliant)
Applications
• Battery powered equipment
• Hand held, portable devices
• Video amplifiers
• Cable drivers
• RGB amplifiers
• Test equipment
• Instrumentation
• Current to voltage converters
Pinouts
EL5193A
(8 LD SOIC)
TOP VIEW
NC 1
IN- 2
IN+ 3
VS- 4
8 CE
+
7 VS+
6 OUT
5 NC
EL5193
(5 LD SOT-23)
TOP VIEW
EL5193A
(6 LD SOT-23)
TOP VIEW
OUT 1
VS- 2
IN+ 3
1
+ -
6 VS+
OUT 1
5 CE
VS- 2
4 IN-
IN+ 3
5 VS+
+ 4 IN-
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004, 2006, 2007. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
EL5193, EL5193A
Ordering Information
PART NUMBER
PART MARKING
TAPE & REEL
PACKAGE
PKG. DWG. #
EL5193CW-T7
P
7” (3k pcs)
5 Ld SOT-23
MDP0038
EL5193CW-T7A
P
7” (250 pcs)
5 Ld SOT-23
MDP0038
EL5193CWZ-T7 (Note)
BAAW
7” (3k pcs)
5 Ld SOT-23 (Pb-free)
MDP0038
EL5193CWZ-T7A (Note)
BAAW
7” (250 pcs)
5 Ld SOT-23 (Pb-free)
MDP0038
EL5193ACW-T7
P
7” (3k pcs)
6 Ld SOT-23
MDP0038
EL5193ACWZ-T7 (Note)
BAAV
7” (3k pcs)
6 Ld SOT-23 (Pb-free)
MDP0038
EL5193ACS
5193ACS
-
8 Ld SOIC (150 mil)
MDP0027
EL5193ACS-T7
5193ACS
7”
8 Ld SOIC (150 mil)
MDP0027
EL5193ACS-T13
5193ACS
13”
8 Ld SOIC (150 mil)
MDP0027
EL5193ACSZ (Note)
5193ACS Z
-
8 Ld SOIC (150 mil) (Pb-free)
MDP0027
EL5193ACSZ-T7 (Note)
5193ACS Z
7”
8 Ld SOIC (150 mil) (Pb-free)
MDP0027
EL5193ACSZ-T13 (Note)
5193ACS Z
13”
8 Ld SOIC (150 mil) (Pb-free)
MDP0027
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2
FN7182.4
May 16, 2007
EL5193, EL5193A
Absolute Maximum Ratings (TA = +25°C)
Thermal Information
Supply Voltage between VS+ and VS- . . . . . . . . . . . . . . . . . . . . . 11V
Pin Voltages . . . . . . . . . . . . . . . . . . . . . . . . . VS- -0.5V to VS+ +0.5V
Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 50mA
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125°C
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests
are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications
Parameter
VS+ = +5V, VS- = -5V, RF = 750Ω for AV = 1, RF = 400Ω for AV = 2, RL = 150Ω, TA = +25°C Unless Otherwise
Specified.
Description
Conditions
Min
Typ
Max
Unit
AC PERFORMANCE
BW
-3dB Bandwidth
AV = +1
300
MHz
AV = +2
200
MHz
20
MHz
2600
V/µs
12
ns
BW1
0.1dB Bandwidth
SR
Slew Rate
VO = -2.5V to +2.5V, AV = +2
tS
0.1% Settling Time
VOUT = -2.5V to +2.5V, AV = -1
eN
Input Voltage Noise
4.4
nV/√Hz
iN-
IN- Input Current Noise
17
pA/√Hz
iN+
IN+ Input Current Noise
50
pA/√Hz
dG
Differential Gain Error (Note 1)
AV = +2
0.03
%
dP
Differential Phase Error (Note 1)
AV = +2
0.04
°
2300
DC PERFORMANCE
VOS
Offset Voltage
TCVOS
Input Offset Voltage Temperature
Coefficient
ROL
Transimpedance
-10
Measured from TMIN to TMAX
1
10
mV
5
µV/°C
300
500
kΩ
INPUT CHARACTERISTICS
CMIR
Common Mode Input Range
±3
±3.3
V
CMRR
Common Mode Rejection Ratio
42
50
dB
-ICMR
- Input Current Common Mode
Rejection
-6
+IIN
+ Input Current
-60
-IIN
- Input Current
-30
RIN
Input Resistance
45
kΩ
CIN
Input Capacitance
0.5
pF
6
µA/V
1
80
µA
1
30
µA
OUTPUT CHARACTERISTICS
VO
IOUT
Output Voltage Swing
RL = 150Ω to GND
±3.4
±3.7
V
RL = 1kΩ to GND
±3.8
±4.0
V
Output Current
RL = 10Ω to GND
95
120
mA
Supply Current - Enabled
No load, VIN = 0V
3
4
SUPPLY
ISON
3
5
mA
FN7182.4
May 16, 2007
EL5193, EL5193A
Electrical Specifications
Parameter
VS+ = +5V, VS- = -5V, RF = 750Ω for AV = 1, RF = 400Ω for AV = 2, RL = 150Ω, TA = +25°C Unless Otherwise
Specified. (Continued)
Description
Conditions
Min
ISOFF
Supply Current - Disabled
No load, VIN = 0V
PSRR
Power Supply Rejection Ratio
DC, VS = ±4.75V to ±5.25V
55
-IPSR
- Input Current Power Supply
Rejection
DC, VS = ±4.75V to ±5.25V
-2
Typ
Max
Unit
100
150
µA
75
dB
2
µA/V
ENABLE (EL5193A ONLY)
tEN
Enable Time
40
ns
tDIS
Disable Time
600
ns
IIHCE
CE Pin Input High Current
CE = VS+
0.8
6
µA
IILCE
CE Pin Input Low Current
CE = VS-
0
-0.1
µA
VIHCE
CE Input High Voltage for Powerdown
VILCE
CE Input Low Voltage for Powerdown
VS+ -1
V
VS+ -3
V
NOTE:
1. Standard NTSC test, AC signal amplitude = 286mVP-P, f = 3.58MHz
4
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
Non-Inverting Frequency Response (Gain)
SOT-23 Package
Non-Inverting Frequency Response (Phase)
SOT-23 Package
6
90
AV=1
2
0
AV=2
AV=2
-2
Phase (°)
Normalized Magnitude (dB)
AV=1
AV=5
-6
-90
AV=5
-180
AV=10
AV=10
-10
-270
RF=750Ω
RL=150Ω
-14
1M
RF=750Ω
RL=150Ω
10M
100M
-360
1M
1G
10M
Frequency (Hz)
Inverting Frequency Response (Phase)
6
90
AV=-1
2
AV=-1
AV=-2
0
-2
Phase (°)
Normalized Magnitude (dB)
1G
Frequency (Hz)
Inverting Frequency Response (Gain)
SOT-23 Package
AV=-3
-6
-10
-90
AV=-2
AV=-3
-180
-270
RF=500Ω
RL=150Ω
-14
1M
RF=500Ω
RL=150Ω
10M
100M
-360
1M
1G
10M
Frequency (Hz)
6
2pF added
1pF added
2
-2
0pF added
AV=2
RF=500Ω
RL=150Ω
Normalized Magnitude (dB)
6
-10
1M
1G
Frequency Response for Various RL
10
-6
100M
Frequency (Hz)
Frequency Response for Various CIN-
Normalized Magnitude (dB)
100M
2
RL=100Ω
-2
RL=500Ω
RL=150Ω
-6
-10
AV=2
RF=500Ω
10M
100M
Frequency (Hz)
5
1G
-14
1M
10M
100M
1G
Frequency (Hz)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
Frequency Response for Various CL
Frequency Response for Various RF
6
AV=2
RL=150Ω
RF=RG=500Ω
10
33pF
340Ω
Normalized Magnitude (dB)
Normalized Magnitude (dB)
14
22pF
6
15pF
2
8pF
-2
620Ω
-2
750Ω
-6
1.2kΩ
-10
AV=2
RG=RF
RL=150Ω
0pF
-6
1M
10M
100M
-14
1M
1G
10M
Frequency (Hz)
100M
Frequency Response for Various Common-Mode Input
Voltages
3.5
6
VCM=3V
3
Normalized Magnitude (dB)
AV=2
RF=500Ω
2.5
Delay (ns)
1G
Frequency (Hz)
Group Delay vs Frequency
2
1.5
AV=1
RF=750Ω
1
0
1M
10M
100M
-2
VCM=-3V
-6
-10
AV=2
RF=500Ω
RL=150Ω
-14
1M
1G
VCM=0V
2
0.5
10M
100M
1G
Frequency (Hz)
Frequency (Hz)
Transimpedance (ROL) vs Frequency
PSRR and CMRR vs Frequency
20
10M
0
Phase
0
100k
-180
10k
-270
Gain
Phase (°)
-90
PSRR/CMRR (dB)
1M
Magnitude (Ω)
475Ω
2
PSRR+
-20
PSRR-40
CMRR
-60
1k
-360
100
1k
10k
100k
1M
Frequency (Hz)
6
10M
100M
1G
-80
10k
100k
1M
10M
100M
1G
Frequency (Hz)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
-3dB Bandwidth vs Supply Voltage for Inverting Gains
-3dB Bandwidth vs Supply Voltage for Non-Inverting Gains
250
400
RF=750Ω
RL=150Ω
200
300
-3dB Bandwidth (MHz)
-3dB Bandwidth (MHz)
350
AV=1
250
200
AV=2
150
AV=5
100
AV=-1
150
AV=-2
100
AV=-5
50
50
RF=500Ω
RL=150Ω
AV=10
0
0
5
6
7
8
9
10
5
6
Total Supply Voltage (V)
8
9
10
Total Supply Voltage (V)
Peaking vs Supply Voltage for Non-Inverting Gains
Peaking vs Supply Voltage for Inverting Gains
4
2.5
RF=750Ω
RL=150Ω
AV=1
3.5
RF=500Ω
RL=150Ω
2
Peaking (dB)
3
Peaking (dB)
7
2.5
2
1.5
AV=2
1
1.5
AV=-1
1
AV=-2
0.5
0.5
AV=10
0
5
6
7
8
9
0
5
10
6
8
9
10
Total Supply Voltage (V)
Total Supply Voltage (V)
Non-Inverting Frequency Response (Phase)
SO8 Package
Non-inverting Frequency Response (Gain)
SO8 Package
6
90
AV=1
2
AV=1
0
-2
AV=2
-90
Phase (°)
Normalized Magnitude (dB)
7
AV=5
-6
AV=2
AV=5
-180
AV=10
AV=10
-10
-270
RF=750Ω
RL=150Ω
-14
1M
RF=750Ω
RL=150Ω
10M
100M
Frequency (Hz)
7
1G
-360
1M
10M
100M
1G
Frequency (Hz)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
Inverting Frequency Response (Gain)
SO8 Package
Inverting Frequency Response (Phase)
SO8 Package
6
90
AV=-1
0
AV=-5
-6
-10
-90
AV=-5
-180
-270
RF=500Ω
RL=150Ω
RF=500Ω
RL=150Ω
-14
1M
10M
100M
-360
1M
1G
10M
Frequency (Hz)
100M
1G
Frequency (Hz)
-3dB Bandwidth vs Temperature for Non-Inverting Gains
-3dB Bandwidth vs Temperature for Inverting Gains
500
250
RF=750Ω
RL=150Ω
AV=1
300
AV=2
200
AV=5
100
0
-40
AV=-1
200
-3dB Bandwidth (MHz)
400
-3dB Bandwidth (MHz)
AV=-2
AV=-2
-2
Phase (°)
Normalized Magnitude (dB)
AV=-1
2
AV=-2
150
100
AV=-5
50
RF=500Ω
RL=150Ω
AV=10
10
60
110
0
-40
160
10
Ambient Temperature (°C)
60
110
160
Ambient Temperature (°C)
Peaking vs Temperature
Voltage and Current Noise vs Frequency
1k
2.5
RL=150Ω
2
Voltage Noise (nV/√Hz)
Current Noise (pA/√Hz)
AV=1
Peaking (dB)
1.5
1
0.5
AV=-1
0
-0.5
-40
60
10
Ambient Temperature (°C)
8
110
160
100
i n+
i n-
10
1
100
en
1k
10k
100k
1M
10M
Frequency (Hz)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
Supply Current vs Supply Voltage
100
10
10
8
Supply Current (mA)
Output Impedance (Ω)
Closed Loop Output Impedance vs Frequency
1
0.1
0.01
6
4
2
0.001
0
100
1k
10k
100k
1M
10M
100M
1G
0
2
4
Frequency (Hz)
2nd and 3rd Harmonic Distortion vs Frequency
10
12
25
AV=+2
VOUT=2VP-P
RL=100Ω
-40
2nd Order
Distortion
-50
AV=+2
RL=150Ω
20
Input Power Intercept (dBm)
-30
Harmonic Distortion (dBc)
8
Two-Tone 3rd Order Input Referred Intermodulation Intercept (IIP3)
-20
-60
3rd Order
Distortion
-70
-80
15
10
5
0
-5
-90
1
10
AV=+2
RL=100Ω
-10
10
100
100
Frequency (MHz)
Frequency (MHz)
Differential Gain/Phase vs DC Input Voltage at 3.58MHz
Differential Gain/Phase vs DC Input Voltage at 3.58MHz
0.03
0.04
AV=2
RF=RG=500Ω
RL=150Ω
0.02
dP
AV=1
RF=750Ω
RL=500Ω
0.03
dP
0.02
0
dG (%) or dP (°)
0.01
dG (%) or dP (°)
6
Supply Voltage (V)
dG
-0.01
-0.02
0.01
-0.01
-0.03
-0.02
-0.04
-0.03
-0.05
dG
0
-0.04
-1
-0.5
0
DC Input Voltage
9
0.5
1
-1
-0.5
0
0.5
1
DC Input Voltage
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
Output Voltage Swing vs Frequency
THD<1%
Output Voltage Swing vs Frequency
THD<0.1%
10
10
RL=500Ω
8
Output Voltage Swing (VPP)
Output Voltage Swing (VPP)
8
RL=150Ω
6
4
2
6
RL=150Ω
4
2
AV=2
0
RL=500Ω
AV=2
0
1
10
100
1
10
Frequency (MHz)
Small Signal Step Response
Large Signal Step Response
VS=±5V
RL=150Ω
AV=2
RF=RG=500Ω
VS=±5V
RL=150Ω
AV=2
RF=RG=500Ω
200mV/div
1V/div
10ns/div
10ns/div
Settling Time vs Settling Accuracy
Transimpedance (RoI) vs Temperature
25
625
AV=2
RF=RG=500Ω
RL=150Ω
VSTEP=5VP-P output
20
600
15
RoI (kΩ)
Settling Time (ns)
100
Frequency (MHz)
10
575
550
5
0
0.01
0.1
Settling Accuracy (%)
10
1
525
-40
10
60
110
160
Die Temperature (°C)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
PSRR and CMRR vs Temperature
ICMR and IPSR vs Temperature
90
2
80
PSRR
1.5
ICMR/IPSR (µA/V)
PSRR/CMRR (dB)
70
60
50
CMRR
40
30
ICMR+
1
IPSR
0.5
ICMR-
0
20
10
-40
10
60
110
-0.5
-40
160
10
Die Temperature (°C)
60
110
160
Die Temperature (°C)
Offset Voltage vs Temperature
Input Current vs Temperature
2
60
40
Input Current (µA)
VOS (mV)
1
0
20
IB0
IB+
-20
-1
-40
-2
-40
10
60
110
-60
-40
160
10
Die Temperature (°C)
160
110
160
Supply Current vs Temperature
60
5
50
Supply Current (mA)
4
40
RIN+ (kΩ)
110
Temperature (°C)
Positive Input Resistance vs Temperature
30
20
3
2
1
10
0
-40
60
10
60
Temperature (°C)
11
110
160
0
-40
10
60
Temperature (°C)
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Performance Curves
(Continued)
Positive Output Swing vs Temperature for Various Loads
Negative Output Swing vs Temperature for Various Loads
4.2
-3.5
4.1
-3.6
150Ω
-3.7
3.9
-3.8
VOUT (V)
VOUT (V)
1kΩ
4
3.8
3.7
-3.9
-4
150Ω
1kΩ
3.6
-4.1
3.5
-40
10
60
110
-4.2
-40
160
60
10
Temperature (°C)
110
160
Temperature (°C)
Output Current vs Temperature
Slew Rate vs Temperature
130
4000
Sink
Slew Rate (V/µS)
IOUT (mA)
125
Source
120
3500
3000
AV=2
RF=RG=500Ω
RL=150Ω
115
-40
10
60
110
160
2500
-40
10
Die Temperature (°C)
60
110
160
Die Temperature (°C)
Enable Response
Disable Response
500mV/div
500mV/div
5V/div
5V/div
20ns/div
Typical Performance Curves
12
400ns/div
(Continued)
FN7182.4
May 16, 2007
EL5193, EL5193A
0.5
1.2
POWER DISSIPATION (W)
POWER DISSIPATION (W)
1.4
JEDEC JESD51-7 HIGH EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
1 909mW
SO8
0.8
θJA=110°C/W
0.6
0.4
0.2
0
0
25
50
75 85 100
125
JEDEC JESD51-7 HIGH EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
0.45
0.4 435mW
0.35
SOT23-5/6
0.3
θJA=230°C/W
0.25
0.2
0.15
0.1
0.05
0
150
0
25
AMBIENT TEMPERATURE (°C)
JEDEC JESD51-3 LOW EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
0.45
0.9
POWER DISSIPATION (W)
POWER DISSIPATION (W)
1
0.8
0.7 625mW
0.6
SO8
θJA=160°C/W
0.5
50
75 85 100
125
150
AMBIENT TEMPERATURE (°C)
0.4
0.3
0.2
0.1
JEDEC JESD51-3 LOW EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
391mW
0.4
0.35
θ
0.3
JA
0.25
0.2
SO
T
=2 2356 5-6
°C
/W
0.15
0.1
0.05
0
0
0
25
50
75 85 100
125
AMBIENT TEMPERATURE (°C)
13
150
0
25
50
75 85 100
125
150
AMBIENT TEMPERATURE (°C)
FN7182.4
May 16, 2007
EL5193, EL5193A
Pin Descriptions
8 Ld SOIC
5 Ld SOT-23
6 Ld SOT-23
1, 5
2
4
4
PIN NAME
FUNCTION
NC
Not connected
IN-
Inverting input
EQUIVALENT CIRCUIT
VS+
IN+
IN-
VSCircuit 1
3
3
3
IN+
Non-inverting input
4
2
2
VS-
Negative supply
6
1
1
OUT
Output
(See circuit 1)
VS+
OUT
VSCircuit 2
7
5
8
6
VS+
Positive supply
5
CE
Chip enable
VS+
CE
VSCircuit 3
Applications Information
Product Description
The EL5193 is a current-feedback operational amplifier that
offers a wide -3dB bandwidth of 300MHz and a low supply
current of 4mA per amplifier. The EL5193 works with supply
voltages ranging from a single 5V to 10V and they are also
capable of swinging to within 1V of either supply on the
output. Because of their current-feedback topology, the
EL5193 does not have the normal gain-bandwidth product
associated with voltage-feedback operational amplifiers.
Instead, its -3dB bandwidth to remain relatively constant as
closed-loop gain is increased. This combination of high
bandwidth and low power, together with aggressive pricing
make the EL5193 the ideal choice for many low-power/highbandwidth applications such as portable, handheld, or
battery-powered equipment.
For varying bandwidth needs, consider the EL5191 with 1GHz
on a 9mA supply current or the EL5192 with 600MHz on a 6mA
supply current. Versions include single, dual, and triple amp
packages with 5 Ld SOT-23, 16 Ld QSOP, and 8 Ld or 16 Ld
SOIC outlines.
14
Power Supply Bypassing and Printed Circuit
Board Layout
As with any high frequency device, good printed circuit
board layout is necessary for optimum performance. Low
impedance ground plane construction is essential. Surface
mount components are recommended, but if leaded
components are used, lead lengths should be as short as
possible. The power supply pins must be well bypassed to
reduce the risk of oscillation. The combination of a 4.7µF
tantalum capacitor in parallel with a 0.01µF capacitor has
been shown to work well when placed at each supply pin.
For good AC performance, parasitic capacitance should be
kept to a minimum, especially at the inverting input. (See the
Capacitance at the Inverting Input section) Even when
ground plane construction is used, it should be removed
from the area near the inverting input to minimize any stray
capacitance at that node. Carbon or Metal-Film resistors are
acceptable with the Metal-Film resistors giving slightly less
peaking and bandwidth because of additional series
inductance. Use of sockets, particularly for the SOIC
package, should be avoided if possible. Sockets add
FN7182.4
May 16, 2007
EL5193, EL5193A
parasitic inductance and capacitance which will result in
additional peaking and overshoot.
resulting in only a slight loss of bandwidth with increased
closed-loop gain.
Disable/Power-Down
Supply Voltage Range and Single-Supply
Operation
The EL5193A amplifier can be disabled placing its output in
a high impedance state. When disabled, the amplifier supply
current is reduced to < 150µA. The EL5193A is disabled
when its CE pin is pulled up to within 1V of the positive
supply. Similarly, the amplifier is enabled by floating or
pulling its CE pin to at least 3V below the positive supply. For
±5V supply, this means that an EL5193A amplifier will be
enabled when CE is 2V or less, and disabled when CE is
above 4V. Although the logic levels are not standard TTL,
this choice of logic voltages allows the EL5193A to be
enabled by tying CE to ground, even in 5V single supply
applications. The CE pin can be driven from CMOS outputs.
Capacitance at the Inverting Input
Any manufacturer’s high-speed voltage- or current-feedback
amplifier can be affected by stray capacitance at the
inverting input. For inverting gains, this parasitic capacitance
has little effect because the inverting input is a virtual
ground, but for non-inverting gains, this capacitance (in
conjunction with the feedback and gain resistors) creates a
pole in the feedback path of the amplifier. This pole, if low
enough in frequency, has the same destabilizing effect as a
zero in the forward open-loop response. The use of largevalue feedback and gain resistors exacerbates the problem
by further lowering the pole frequency (increasing the
possibility of oscillation).
The EL5193 has been optimized with a 475Ω feedback
resistor. With the high bandwidth of these amplifiers, these
resistor values might cause stability problems when
combined with parasitic capacitance, thus ground plane is
not recommended around the inverting input pin of the
amplifier.
Feedback Resistor Values
The EL5193 has been designed and specified at a gain of +2
with RF approximately 500Ω. This value of feedback resistor
gives 200MHz of -3dB bandwidth at AV=2 with 2dB of
peaking. With AV=-2, an RF of approximately 500Ω gives
175MHz of bandwidth with 0.2dB of peaking. Since the
EL5193 is a current-feedback amplifier, it is also possible to
change the value of RF to get more bandwidth. As seen in
the curve of Frequency Response for Various RF and RG,
bandwidth and peaking can be easily modified by varying the
value of the feedback resistor.
Because the EL5193 is a current-feedback amplifier, its
gain-bandwidth product is not a constant for different closedloop gains. This feature actually allows the EL5193 to
maintain about the same -3dB bandwidth. As gain is
increased, bandwidth decreases slightly while stability
increases. Since the loop stability is improving with higher
closed-loop gains, it becomes possible to reduce the value
of RF below the specified 475Ω and still retain stability,
15
The EL5193 has been designed to operate with supply
voltages having a span of greater than 5V and less than 10V.
In practical terms, this means that the EL5193 will operate
on dual supplies ranging from ±2.5V to ±5V. With singlesupply, the EL5193 will operate from 5V to 10V.
As supply voltages continue to decrease, it becomes
necessary to provide input and output voltage ranges that
can get as close as possible to the supply voltages. The
EL5193 has an input range which extends to within 2V of
either supply. So, for example, on +5V supplies, the EL5193
has an input range which spans ±3V. The output range of the
EL5193 is also quite large, extending to within 1V of the
supply rail. On a ±5V supply, the output is therefore capable
of swinging from -4V to +4V. Single-supply output range is
larger because of the increased negative swing due to the
external pull-down resistor to ground.
Video Performance
For good video performance, an amplifier is required to
maintain the same output impedance and the same
frequency response as DC levels are changed at the output.
This is especially difficult when driving a standard video load
of 150Ω, because of the change in output current with DC
level. Previously, good differential gain could only be
achieved by running high idle currents through the output
transistors (to reduce variations in output impedance.)
These currents were typically comparable to the entire 4mA
supply current of each EL5193 amplifier. Special circuitry
has been incorporated in the EL5193 to reduce the variation
of output impedance with current output. This results in dG
and dP specifications of 0.03% and 0.04°, while driving
150Ω at a gain of 2.
Video performance has also been measured with a 500Ω
load at a gain of +1. Under these conditions, the EL5193 has
dG and dP specifications of 0.03% and 0.04°.
Output Drive Capability
In spite of its low 4mA of supply current, the EL5193 is
capable of providing a minimum of ±95mA of output current.
With a minimum of ±95mA of output drive, the EL5193 is
capable of driving 50Ω loads to both rails, making it an
excellent choice for driving isolation transformers in
telecommunications applications.
Driving Cables and Capacitive Loads
When used as a cable driver, double termination is always
recommended for reflection-free performance. For those
applications, the back-termination series resistor will
decouple the EL5193 from the cable and allow extensive
capacitive drive. However, other applications may have high
capacitive loads without a back-termination resistor. In these
FN7182.4
May 16, 2007
EL5193, EL5193A
applications, a small series resistor (usually between 5Ω and
50Ω) can be placed in series with the output to eliminate
most peaking. The gain resistor (RG) can then be chosen to
make up for any gain loss which may be created by this
additional resistor at the output. In many cases it is also
possible to simply increase the value of the feedback
resistor (RF) to reduce the peaking.
Current Limiting
The EL5193 has no internal current-limiting circuitry. If the
output is shorted, it is possible to exceed the Absolute
Maximum Rating for output current or power dissipation,
potentially resulting in the destruction of the device.
Power Dissipation
With the high output drive capability of the EL5193, it is
possible to exceed the 125°C Absolute Maximum junction
temperature under certain very high load current conditions.
Generally speaking when RL falls below about 25Ω, it is
important to calculate the maximum junction temperature
(TJMAX) for the application to determine if power supply
voltages, load conditions, or package type need to be
modified for the EL5193 to remain in the safe operating area.
These parameters are calculated as follows:
T JMAX = T MAX + ( θ JA × n × PD MAX )
where:
TMAX = Maximum ambient temperature
θJA = Thermal resistance of the package
n = Number of amplifiers in the package
PDMAX = Maximum power dissipation of each amplifier in
the package
PDMAX for each amplifier can be calculated as follows:
V OUTMAX
PD MAX = ( 2 × V S × I SMAX ) + ( V S - V OUTMAX ) × ---------------------------R
L
where:
VS = Supply voltage
ISMAX = Maximum supply current of 1A
VOUTMAX = Maximum output voltage (required)
RL = Load resistance
16
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Application Circuits
Inverting 200mA Output Current Distribution Amplifier
0.1µF
+5V
IN+
VS+
OUT
INVS0.1µF
-5V
500Ω
5Ω
0.1µF
VOUT
+5V
IN+
VS+
5Ω
OUT
INVS0.1µF
-5V
500Ω
500Ω
VIN
Fast-Settling Precision Amplifier
500Ω
500Ω
0.1µF
+5V
IN+
VS+
OUT
INVS0.1µF
500Ω
-5V
500Ω
+5V
0.1µF
VIN
IN+
VS+
OUT
IN-
VOUT
VS0.1µF
-5V
17
FN7182.4
May 16, 2007
EL5193, EL5193A
Typical Application Circuits
Differential Line Driver/Receiver
0.1µF
0.1µF
+5V
+5V
IN+
VS+
IN+
OUT
IN-
VS+
OUT
INVS0.1µF
VS0.1µF
-5V
-5V
500Ω
0.1µF
250Ω
500Ω
500Ω
VOUT+
1kΩ
0.1µF
0.1µF
240Ω
+5V
+5V
IN+
VS+
OUT
INVS0.1µF
0.1µF
250Ω
IN+
VOUT1kΩ
500Ω
-5V
500Ω
18
VOUT
VS0.1µF
500Ω
Transmitter
OUT
IN-
-5V
VIN
VS+
500Ω
Receiver
FN7182.4
May 16, 2007
EL5193, EL5193A
Small Outline Package Family (SO)
A
D
h X 45°
(N/2)+1
N
A
PIN #1
I.D. MARK
E1
E
c
SEE DETAIL “X”
1
(N/2)
B
L1
0.010 M C A B
e
H
C
A2
GAUGE
PLANE
SEATING
PLANE
A1
0.004 C
0.010 M C A B
L
b
0.010
4° ±4°
DETAIL X
MDP0027
SMALL OUTLINE PACKAGE FAMILY (SO)
INCHES
SYMBOL
SO-14
SO16 (0.300”)
(SOL-16)
SO20
(SOL-20)
SO24
(SOL-24)
SO28
(SOL-28)
TOLERANCE
NOTES
A
0.068
0.068
0.068
0.104
0.104
0.104
0.104
MAX
-
A1
0.006
0.006
0.006
0.007
0.007
0.007
0.007
±0.003
-
A2
0.057
0.057
0.057
0.092
0.092
0.092
0.092
±0.002
-
b
0.017
0.017
0.017
0.017
0.017
0.017
0.017
±0.003
-
c
0.009
0.009
0.009
0.011
0.011
0.011
0.011
±0.001
-
D
0.193
0.341
0.390
0.406
0.504
0.606
0.704
±0.004
1, 3
E
0.236
0.236
0.236
0.406
0.406
0.406
0.406
±0.008
-
E1
0.154
0.154
0.154
0.295
0.295
0.295
0.295
±0.004
2, 3
e
0.050
0.050
0.050
0.050
0.050
0.050
0.050
Basic
-
L
0.025
0.025
0.025
0.030
0.030
0.030
0.030
±0.009
-
L1
0.041
0.041
0.041
0.056
0.056
0.056
0.056
Basic
-
h
0.013
0.013
0.013
0.020
0.020
0.020
0.020
Reference
-
16
20
24
28
Reference
-
N
SO-8
SO16
(0.150”)
8
14
16
Rev. M 2/07
NOTES:
1. Plastic or metal protrusions of 0.006” maximum per side are not included.
2. Plastic interlead protrusions of 0.010” maximum per side are not included.
3. Dimensions “D” and “E1” are measured at Datum Plane “H”.
4. Dimensioning and tolerancing per ASME Y14.5M-1994
19
FN7182.4
May 16, 2007
EL5193, EL5193A
SOT-23 Package Family
MDP0038
e1
SOT-23 PACKAGE FAMILY
D
A
MILLIMETERS
6
N
SYMBOL
4
E1
2
E
3
0.15 C D
1
2X
2
3
0.20 C
5
2X
e
0.20 M C A-B D
B
b
NX
0.15 C A-B
1
3
SOT23-5
SOT23-6
TOLERANCE
A
1.45
1.45
MAX
A1
0.10
0.10
±0.05
A2
1.14
1.14
±0.15
b
0.40
0.40
±0.05
c
0.14
0.14
±0.06
D
2.90
2.90
Basic
E
2.80
2.80
Basic
E1
1.60
1.60
Basic
e
0.95
0.95
Basic
e1
1.90
1.90
Basic
L
0.45
0.45
±0.10
L1
0.60
0.60
Reference
N
5
6
Reference
Rev. F 2/07
D
2X
NOTES:
C
A2
SEATING
PLANE
1. Plastic or metal protrusions of 0.25mm maximum per side are not
included.
2. Plastic interlead protrusions of 0.25mm maximum per side are not
included.
A1
0.10 C
3. This dimension is measured at Datum Plane “H”.
NX
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin #1 I.D. will be located within the indicated zone
(SOT23-6 only).
(L1)
6. SOT23-5 version has no center lead (shown as a dashed line).
H
A
GAUGE
PLANE
c
L
0.25
0° +3°
-0°
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
20
FN7182.4
May 16, 2007