DATASHEET

ISL54206
ESIGNS
R NEW D NT
O
F
D
E
E
ND
COMME
PL ACEM r a t
N OT R E
DED RE
N
te
E
n
e
M
Data
Sheet
December 18, 2006
C
M
t
O
por
NO R E C
ical Sup rsil.com/tsc
n
h
c
e
T
r
te
ou
contact ERSIL or www.in
T
N
-I
8
8
1-8
MP3/USB 2.0 High Speed Switch with
Negative Signal Handling
FN6409.0
Features
• High Speed (480Mbps) Signaling Capability per USB 2.0
The Intersil ISL54206 dual SPDT (Single Pole/Double
Throw) switches combine low distortion audio and accurate
USB 2.0 high speed data (480Mbps) signal switching in the
same low voltage device. When operated with a 2.7V to 3.6V
single supply these analog switches allow audio signal
swings below-ground, allowing the use of a common USB
and audio headphone connector in Personal Media Players
and other portable battery powered devices.
• Low Distortion Negative Signal Capability
• Control Pin to Open all Switches and Enter Low Power
State
• Low Distortion Headphone Audio Signals
- THD+N at 20mW into 32Load . . . . . . . . . . . . . <0.1%
• Cross-talk Audio Channels (20Hz to 20kHz) . . . . . -110dB
• Single Supply Operation (VDD) . . . . . . . . . . . . 1.8V to 5.5V
The ISL54206 logic control pins are 1.8V compatible which
allows for control via a standard µcontroller. With a VDD
voltage in the range of 2.7V to 3.6V the IN pin voltage can
exceed the VDD rail allowing for the USB 5V VBUS voltage
from a computer to directly drive the IN pin to switch
between the audio and USB signal sources in the portable
device. The part has an audio enable control pin to open all
the switches and put the part in a low power state.
• -3dB Bandwidth USB Switches . . . . . . . . . . . . . . . 630MHz
• Available in µTQFN and TDFN Packages
• Pb-Free Plus Anneal (RoHS Compliant)
• Compliant with USB 2.0 Short Circuit Requirements
Without Additional External Components
Applications
The ISL54206 is available in a small 10 Ld 2.1mmx1.6mm
ultra-thin µTQFN package and a 10 Ld 3mmx3mm TDFN
package. It operates over a temperature range of -40 to
+85°C.
• MP3 and Other Personal Media Players
• Cellular/Mobile Phones
• PDA’s
Related Literature
• Audio/USB Switching
• Technical Brief TB363 “Guidelines for Handling and
Processing Moisture Sensitive Surface Mount Devices
(SMDs)”
• Application Note AN557 “Recommended Test Procedures
for Analog Switches”
Application Block Diagram
VDD
µCONTROLLER
USB AND HEADPHONE JACK
ISL54206
VBUS
IN
CTRL
LOGIC CIRCUITRY
4M
D-
COM-
D+
50k
COM+
USB
HIGH-SPEED
TRANSCEIVER
L
R
CODEC
50k
GND
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL54206
Pinouts
(Note 1)
ISL54206
(10 LD TDFN)
TOP VIEW
CTRL
ISL54206
(10 LD ΜTQFN)
TOP VIEW
10
4M
VDD
1
9
D-
IN
2
2
8
D+
COM -
COM -
3
7
L
COM +
4
6
R
VDD
1
IN
LOGIC
CONTROL
CTRL
9
D-
3
8
D+
COM +
4
7
L
GND
5
6
R
LOGIC
CONTROL
50k
50k
50k
10
50k
GND
5
4M
NOTE:
1. ISL54206 Switches shown for IN = Logic “0” and CTRL = Logic “1”.
Truth Table
Pin Descriptions
ISL54206
ISL54206
IN
CTRL
L, R
D+, D-
PIN NO.
NAME
0
0
OFF
OFF
1
VDD
0
1
ON
OFF
2
IN
1
X
OFF
ON
3
COM-
Voice and Data Common Pin
4
COM+
Voice and Data Common Pin
5
GND
6
R
Audio Right Input
7
L
Audio Left Input
8
D+
USB Differential Input
9
D-
USB Differential Input
10
CTRL
IN: Logic “0” when 0.5V, Logic “1” when 1.4V with 2.7V to 3.6V
supply.
CTRL: Logic “0” when 0.5V or Floating, Logic “1” when 1.4V with
2.7V to 3.6V supply.
FUNCTION
Power Supply
Digital Control Input
Ground Connection
Digital Control Input (Audio Enable)
Ordering Information
PART NUMBER
(Note)
PART
MARKING
TEMP. RANGE (°C)
PACKAGE (Pb-Free)
PKG. DWG. #
ISL54206IRUZ-T
FN
-40 to +85
10 Ld 2.1x1.6mm TQFN Tape and Reel
L10.2.1x1.6A
ISL54206IRZ-T
061Z
-40 to +85
10 Ld 3mmx3mm TDFN Tape and Reel
L10.3x3A
ISL54206IRZ
061Z
-40 to +85
10 Ld 3mmx3mm TDFN
L10.3x3A
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
or NiPdAu termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2
FN6409.0
December 18, 2006
ISL54206
Absolute Maximum Ratings
Thermal Information
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 6.0V
Input Voltages
D+, D-, L, R (Note 2) . . . . . . . . . . . . . . . . . - 2V to ((VDD) + 0.3V)
IN (Note 2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -2V to 5.5V
CTRL (Note 2) . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((VDD) + 0.3V)
Output Voltages
COM-, COM+ (Note 2) . . . . . . . . . . . . . . . . -2V to ((VDD) + 0.3V)
Continuous Current (Audio Switches). . . . . . . . . . . . . . . . . ±150mA
Peak Current (Audio Switches)
(Pulsed 1ms, 10% Duty Cycle, Max). . . . . . . . . . . . . . . . ±300mA
Continuous Current (USB Switches). . . . . . . . . . . . . . . . . . . ±40mA
Peak Current (USB Switches)
(Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . ±100mA
ESD Rating:
HBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >7kV
MM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >400V
CDM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>1.4kV
Thermal Resistance (Typical, Note 3)
JA (°C/W)
10 Ld TQFN Package . . . . . . . . . . . . . . . . . . . . . . .
130
10 Ld 3x3 TDFN Package. . . . . . . . . . . . . . . . . . . . .
110
Maximum Junction Temperature (Plastic Package) . . . . . . . +150°C
Maximum Storage Temperature Range . . . . . . . . . -65°C to +150°C
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
2. Signals on D+, D-, L, R, COM-, COM+, CTRL, IN exceeding VDD or GND by specified amount are clamped. Limit current to maximum current
ratings.
3. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +3.3V, GND = 0V, VINH = 1.4V, VINL = 0.5V, VCTRLH = 1.4V,
VCTRLL = 0.5V, (Notes 4, 6), unless otherwise specified.
PARAMETER
TEST CONDITIONS
TEMP
(°C)
(NOTE 5)
MIN
TYP
(NOTE 5)
MAX
UNITS
ANALOG SWITCH CHARACTERISTICS
Audio Switches (L, R)
Analog Signal Range, VANALOG
VDD = 3.0V, IN = 0.5V, CTRL = 1.4V
Full
-1.5
-
ON Resistance, RON
VDD = 3.0V, IN = 0.5V, CTRL = 1.4V, ICOMx = 100mA,
VL or VR = -0.85V to 0.85V,
(See Figure 3)
25
-
Full
-
25
RON Matching Between Channels,
RON
VDD = 3.0V, IN = 0.5V, CTRL = 1.4V, ICOMx = 100mA, VL
or VR = Voltage at max RON over signal range of -0.85V
to 0.85V, (Note 8)
RON Flatness, RFLAT(ON)
VDD = 3.0V, IN = 0.5V, CTRL = 1.4V, ICOMx = 100mA,
VL or VR = -0.85V to 0.85V, (Note 7)
1.5
V
2.65
4

-
5.5

-
0.02
0.13

Full
-
-
0.16

25
-
0.03
0.05

Full
-
-
0.07

VDD = 3.6V, IN = 0V, CTRL = 3.6V, VCOM- or
VCOM+ = -0.85V, 0.85V, VL or VR = -0.85V, 0.85V,
VD+ and VD- = floating, Measure current through the
discharge pull-down resistor and calculate resistance
value.
25
-
50
-
k
Analog Signal Range, VANALOG
VDD = 3.6V, IN = 1.4V, CTRL = 1.4V
Full
0
-
VDD
V
ON Resistance, RON
VDD = 3.6V, IN = 1.4V, CTRL = 1.4V, ICOMx = 40mA,
VD+ or VD- = 0V to 400mV (See Figure 4)
25
-
4.6
5

RON Matching Between Channels,
RON
VDD = 3.6V, IN = 1.4V, CTRL = 1.4V,
ICOMx = 40mA, VD+ or VD- = Voltage at max RON,
(Note 7)
RON Flatness, RFLAT(ON)
VDD = 3.6V, IN = 1.4V, CTRL = 1.4V,
ICOMx = 40mA, VD+ or VD- = 0V to 400mV, (Note 7)
Discharge Pull-Down Resistance,
RL, RR
USB Switches (D+, D-)
OFF Leakage Current, ID+(OFF) or
ID-(OFF)
3
VDD = 3.6V, IN = 0V, CTRL = 3.6V, VCOM- or
VCOM+ = 0.5V, 0V, VD+ or VD- = 0V, 0.5V, VL and
VR = float
Full
-
-
6.5

25
-
0.06
0.5

Full
-
-
0.55

25
-
0.4
0.6

Full
-
-
1.0

25
-10
-
10
nA
Full
-70
-
70
nA
FN6409.0
December 18, 2006
ISL54206
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +3.3V, GND = 0V, VINH = 1.4V, VINL = 0.5V, VCTRLH = 1.4V,
VCTRLL = 0.5V, (Notes 4, 6), unless otherwise specified. (Continued)
PARAMETER
TEST CONDITIONS
ON Leakage Current, IDx
TEMP
(°C)
(NOTE 5)
MIN
TYP
(NOTE 5)
MAX
UNITS
VDD = 3.3V, IN = 3.3V, CTRL = 0V or 3.3V, VD+ or
VD- = 2.0V, VCOM- ,VCOM+ , VL and VR = float
25
-10
2
10
nA
Full
-75
-
75
nA
Turn-ON Time, tON
VDD = 2.7V, RL = 50, CL = 10pF, (See Figure 1)
25
-
67
-
ns
Turn-OFF Time, tOFF
VDD = 2.7V, RL = 50, CL = 10pF, (See Figure 1)
25
-
48
-
ns
Break-Before-Make Time Delay, tD
VDD = 2.7V, RL = 50, CL = 10pF, (See Figure 2)
25
-
18
-
ns
Skew, tSKEW
VDD = 3.3V, IN = 3.3V, CTRL = 0V or 3.3V, RL = 45,
CL = 10pF,tR = tF = 750ps at 480Mbps,
(Duty Cycle = 50%) (See Figure 7)
25
-
50
-
ps
Total Jitter, tJ
VDD = 3.3V, IN = 3.3V, CTRL = 0V or 3.3V, RL = 45,
CL = 10pF,tR = tF = 750ps at 480Mbps
25
-
210
-
ps
Propagation Delay, tPD
VDD = 3.3V, IN = 3.3V, CTRL = 0V or 3.3V, RL = 45,
CL = 10pF,See Figure 7)
25
-
250
-
ps
Crosstalk (Channel-to-Channel),
R to COM-, L to COM+
VDD = 3.3V, IN = 0V, CTRL = 3.3V, RL = 32,
f = 20Hz to 20kHz, VR or VL = 0.707VRMS (2VP-P),
(See Figure 6)
25
-
-110
-
dB
Total Harmonic Distortion
f = 20Hz to 20kHz, VDD = 3.0V, IN = 0V, CTRL = 3.0V,
VL or VR = 0.707VRMS (2VP-P), RL = 32
25
-
0.06
-
%
USB Switch -3dB Bandwidth
Signal = 0dBm, 0.2VDC offset, RL = 50,CL = 5pF
DYNAMIC CHARACTERISTICS
25
-
630
-
MHz
D+/D- OFF Capacitance, CD+(OFF), f = 1MHz, VDD = 3.3V, IN = 0V, CTRL = 3.3V,
CD-(OFF)
VD- or VD+ = VCOMx = 0V, (See Figure 5)
25
-
6
-
pF
L/R OFF Capacitance, CLOFF,
CROFF
25
-
9
-
pF
25
-
10
-
pF
Full
1.8
-
5.5
V
25
-
6
8
A
f = 1MHz, VDD = 3.3V, IN = 0V, CTRL = 0V or 3.3V,
VL or VR = VCOMx = 0V, (See Figure 5)
COM ON Capacitance, CCOM-(ON), f = 1MHz, VDD = 3.3V, IN = 3.0V, CTRL = 0V or 3.3V,
CCOM+(ON)
VD- or VD+ = VCOMx = 0V, (See Figure 5)
POWER SUPPLY CHARACTERISTICS
Power Supply Range, VDD
Positive Supply Current, IDD
VDD = 3.6V, IN = 0V or 3.6V, CTRL = 3.6V
Positive Supply Current, IDD
(Low Power State)
VDD = 3.6V, IN = 0V, CTRL = 0V or float
Full
-
-
10
A
25
-
1
7
nA
Full
-
-
140
nA
DIGITAL INPUT CHARACTERISTICS
Voltage Low, VINL , VCTRLL
VDD = 2.7V to 3.6V
Full
-
-
0.5
V
Voltage High, VINH, VCTRLH
VDD = 2.7V to 3.6V
Full
1.4
-
-
V
Input Current, IINL, ICTRLL
VDD = 3.6V, IN = 0V, CTRL = 0V
Full
-50
20
50
nA
Input Current, IINH
VDD = 3.6V, IN = 3.6V, CTRL = 0V
Full
-50
20
50
nA
Input Current, ICTRLH
VDD = 3.6V, IN = 0V, CTRL = 3.6V
Full
-2
1.1
2
A
CTRL Pull-Down Resistor, RCTRL
VDD = 3.6V, IN = 0V, CTRL = 3.6V
Full
-
4
-
M
NOTES:
4. VLOGIC = Input voltage to perform proper function.
5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
6. Parameters with limits are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.
7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range..
8. RON matching between channels is calculated by subtracting the channel with the highest max RON value from the channel with lowest max
RON value, between L and R or between D+ and D-.
4
FN6409.0
December 18, 2006
ISL54206
Test Circuits and Waveforms
VDD
LOGIC
INPUT
50%
0V
VINPUT
tOFF
SWITCH
INPUT VINPUT
SWITCH
INPUT
CTRL
VOUT
Audio or USB
COMx
IN
VOUT
90%
90%
SWITCH
OUTPUT
C
VDD
tr <20ns
tf <20ns
VIN
CL
10pF
RL
50
GND
0V
tON
Logic input waveform is inverted for switches that have the opposite
logic sense.
Repeat test for all switches. CL includes fixture and stray
capacitance.
RL
V OUT = V (INPUT) -----------------------------R L + R  ON 
FIGURE 1A. MEASUREMENT POINTS
FIGURE 1B. TEST CIRCUIT
FIGURE 1. SWITCHING TIMES
VDD
C
CTRL
VINPUT
VDD
LOGIC
INPUT
D- or D+
0V
SWITCH
OUTPUT
CL
10pF
RL
50
IN
GND
VIN
VOUT
VOUT
COMx
L or R
90%
0V
tD
Repeat test for all switches. CL includes fixture and stray
capacitance.
FIGURE 2B. TEST CIRCUIT
FIGURE 2A. MEASUREMENT POINTS
FIGURE 2. BREAK-BEFORE-MAKE TIME
VDD
VDD
C
RON = V1/100mA
C
RON = V1/40mA
CTRL
CTRL
L OR R
D- OR D+
VD- OR D+
VL OR R
IN
V1
100mA
OV
40mA
COMx
GND
Repeat test for all switches.
VDD
IN
V1
COMx
GND
Repeat test for all switches.
FIGURE 3. AUDIO RON TEST CIRCUIT
5
FIGURE 4. USB RON TEST CIRCUIT
FN6409.0
December 18, 2006
ISL54206
Test Circuits and Waveforms (Continued)
VDD
VDD
C
C
CTRL
CTRL
AUDIO OR USB
SIGNAL
GENERATOR
L OR R
IN
IMPEDANCE
ANALYZER
IN
0V
0V or
VDD
32
COMx
COMx
GND
R OR L
COMx
ANALYZER
NC.
GND
RL
Repeat test for all switches.
Signal direction through switch is reversed, worst case values
are recorded. Repeat test for all switches.
FIGURE 5. CAPACITANCE TEST CIRCUIT
FIGURE 6. AUDIO CROSSTALK TEST CIRCUIT
VDD
tri
C
90%
DIN+
DIN-
10%
50%
CTRL
VDD
tskew_i
90%
15.8
50%
10%
tfi
tro
DIN+
OUT-
10%
COM+
DIN-
15.8
OUT+
D+
143
CL
COM-
45
OUT-
DCL
143
90%
OUT+
IN
45
50%
tskew_o
50%
90%
tf0
10%
GND
|tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals.
|tfo - tfi| Delay Due to Switch for Falling Input and Falling Output Signals.
|tskew_0| Change in Skew through the Switch for Output Signals.
|tskew_i| Change in Skew through the Switch for Input Signals.
FIGURE 7A. MEASUREMENT POINTS
FIGURE 7B. TEST CIRCUIT
FIGURE 7. SKEW TEST
6
FN6409.0
December 18, 2006
ISL54206
Application Block Diagrams
USB AND HEADPHONE JACK
VDD
VBUS
CONTROLLER
ISL54206
IN
CTRL
LOGIC CIRCUITRY
4M
D-
COM-
D+
50k
COM+
USB
HIGH-SPEED
TRANSCEIVER
L
R
CODEC
50k
GND
LOGIC CONTROL VIA MICRO-PROCESSOR
VDD
USB AND HEADPHONE JACK
VBUS
IN
CONTROLLER
ISL54206
CTRL
LOGIC CIRCUITRY
22k
4M
4M
D-
COM-
D+
50k
COM+
USB
HIGH-SPEED
TRANSCEIVER
L
R
CODEC
50k
GND
LOGIC CONTROL VIA VBUS VOLTAGE FROM COMPUTER OR USB HUB
Detailed Description
The ISL54206 device is a dual single pole/double throw
(SPDT) analog switch device that can operate from a single
dc power supply in the range of 1.8V to 5.5V. It was
designed to function as a dual 2 to 1 multiplexer to select
between USB differential data signals and audio L and R
stereo signals. It comes in tiny µTQFN and TDFN packages
for use in MP3 players, PDAs, cell phones, and other
personal media players.
The part consists of two 3 audio switches and two 5 USB
switches. The audio switches can accept signals that swing
below ground. They were designed to pass audio left and
right stereo signals, that are ground referenced, with minimal
distortion. The USB switches were designed to pass
high-speed USB differential data signals with minimal edge
and phase distortion.
7
The ISL54206 was specifically designed for MP3 players,
cell phones and other personal media player applications
that need to combine the audio headphone jack and the
USB data connector into a single shared connector, thereby
saving space and component cost. Typical application block
diagrams of this functionality is shown above.
The ISL54206 has a single logic control pin (IN) that selects
between the audio switches and the USB switches. This pin
can be driven Low or High to switch between the audio
CODEC drivers and USB transceiver of the MP3 player or
cellphone. The ISL54206 also contains a logic control pin
(CTRL) that when driven Low while IN is Low, opens all
switches and puts the part into a low power state, drawing
typically 1nA of IDD current.
A detailed description of the two types of switches is
provided in the sections following. The USB transmission
FN6409.0
December 18, 2006
ISL54206
and audio playback are intended to be mutually exclusive
operations.
can operate with a supply voltage in the range of 1.8V to
5.5V.
Audio Switches
In a typical USB/Audio application for portable battery
powered devices the VDD voltage will come from a battery or
an LDO and be in the range of 2.7V to 3.6V. For best
possible USB full-speed operation (12Mbps) it is
recommended that the VDD voltage be 3.3V in order to get
a USB data signal level above 2.5V.
The two audio switches (L, R) are 3 switches that can pass
signals that swing below ground by as much as 1.5V. They
were designed to pass ground reference stereo signals with
minimal insertion loss and very low distortion. Crosstalk
between the audio switches over the audio band is < -110dB.
Over a signal range of ±1V (0.707Vrms) with VDD >2.7V,
these switches have an extremely low rON resistance
variation. They can pass ground referenced audio signals
with very low distortion (<0.06% THD+N) when delivering
15.6mW into a 32headphone speaker load. See Figures 8,
Figures 9, Figures 10, and Figures 11 THD+N performance
curves.
These switches are uni-directional switches. The audio
drivers should be connected at the L and R side of the switch
(pin 7 and pin 8) and the speaker loads should be connected
at the COM side of the switch (pin 3 and pin 4).
The audio switches are active (turned ON) whenever the IN
voltage is 0.5V and the CTRL voltage to 1.4V.
Note: Whenever the audio switches are ON the USB
transceivers need to be in the high impedance state or static
high or low state.
USB Switches
The two USB switches (D+, D-) are 5 bidirectional switches
that were designed to pass high-speed USB differential
signals in the range of ±0V to 400mV. These switches have
low capacitance and high bandwidth to pass USB
high-speed signals (480Mbps) with minimum edge and
phase distortion to meet USB 2.0 high-speed signal quality
specifications. See Figure 12 for High-speed Eye Pattern
taken with switch in the signal path.
LOGIC CONTROL
The state of the ISL54206 device is determined by the
voltage at the IN pin (pin 2) and the CTRL pin (pin 10). Refer
to truth-table on page 2 of data sheet. These logic pins are
1.8V logic compatible when VDD is in the range of 2.7V to
3.6V and can be controlled by a standard processor.
The CTRL pin is internally pulled low through a 4Mresistor to
ground and can be left floating or tri-stated by the µprocessor.
The CTRL control pin is only active when IN is logic “0”.
The IN pin does not have an internal pull-down resistor and
must not be allowed to float. It must be driven High or Low.
The voltage at the IN pin can exceed the VDD voltage by as
much as 2.55V. This allows the VBUS voltage from a
computer or USB hub (4.4V to 5.25V) to drive the IN pin
while the VDD voltage is in the range of 2.7V to 3.6V. An
external pull-down resistor is required from the IN pin to
ground when directly driving the IN pin with the computer
VBUS voltage. See the section titled “USING THE
COMPUTER VBUS VOLTAGE TO DRIVE THE “IN’ PIN”.
Logic control voltage levels:
IN = Logic “0” (Low) when IN 0.5V
IN = Logic “1” (High) when IN 1.4V
CTRL = Logic “0” (Low) when 0.5V or floating.
CTRL = Logic “1” (High) when 1.4V
Audio Mode
The maximum signal range for the USB switches is from
-1.5V to VDD. The signal voltage at D- and D+ should not be
allow to exceed the VDD voltage rail or go below ground by
more than -1.5V.
If the IN pin = Logic “0” and CTRL pin = Logic “1,” the part
will be in the Audio mode. In Audio mode the L (left) and R
(right) 3 audio switches are ON and the D- and D+ 5 USB
switches are OFF (high impedance).
The USB switches are active (turned ON) whenever the IN
voltage is 1.4V.
When nothing is plugged into the common connector or a
headphone is plugged into the common connector, the
processor will sense that there is no voltage at the VBUS
pin of the connector and will drive and hold the IN control pin
of the ISL54206 low. As long as the CTRL = Logic “1,” the
ISL54206 part will be in the audio mode and the audio
drivers of the media player can drive the headphones and
play music.
Note: Whenever the USB switches are ON the audio drivers
of the CODEC need to be at AC or DC ground or floating to
keep from interfering with the data transmission.
ISL54206 Operation
The discussion that follows will discuss using the ISL54206 in
the typical application shown in the block diagrams on page 7.
VDD SUPPLY
The DC power supply connected at VDD (pin 1) provides the
required bias voltage for proper switch operation. The part
8
USB Mode
If the IN pin = Logic “1” and CTRL pin = Logic “0” or Logic “1”
the part will go into USB mode. In USB mode, the D- and D+
5 switches are ON and the L and R 3 audio switches are
OFF (high impedance).
FN6409.0
December 18, 2006
ISL54206
When a USB cable from a computer or USB hub is
connected at the common connector, the processor will
sense the present of the 5V VBUS and drive the IN pin
voltage high. The ISL54206 part will go into the USB mode.
In USB mode, the computer or USB hub transceiver and the
MP3 player or cell phone USB transceiver are connected
and digital data will be able to be transmitted back and forth.
When the USB cable is disconnected, the processor will
sense that the 5V VBUS voltage is no longer connected and
will drive the IN pin low and put the part back into the Audio
or Low Power Mode.
Low Power Mode
If the IN pin = Logic “0” and CTRL pin = Logic “0,” the part will
be in the Low Power mode. In the Low Power mode, the audio
switches and the USB switches are OFF (high impedance). In
this state, the device draws typically 1nA of current.
USING THE COMPUTER VBUS VOLTAGE TO DRIVE THE
“IN” PIN
External IN Pull-Down Resistor
Rather than using a micro-processor to control the IN logic
pin you can directly drive the IN pin using the VBUS voltage
from the computer or USB hub. In order to do this you must
connected an external resistor from the IN pin to ground.
When a headphone or nothing is connected at the common
connector the external pull-down will pull the IN pin low
putting the ISL54206 in the Audio mode or Low Power mode
depending on the condition of the CTRL pin.
When a USB cable is connected at the common connector
the voltage at the IN pin will be driven to 5V and the part will
automatically go into the USB mode.
When the USB cable is disconnected from the common
connector the voltage at the IN pin will be pulled low by the
9
pull-down resistor and return to the Audio Mode or Low
Power Mode depending on the condition of the CTRL pin.
Note: The voltage at the IN pin can exceed the VDD voltage
by as much as 2.55V. This allows the VBUS voltage from a
computer or USB hub (4.4V to 5.25V) to drive the IN pin
while the VDD voltage is in the range of 2.7V to 3.6V.
External IN Series Resistor
The ISL54206 contains a clamp circuit between IN and VDD.
Whenever the IN voltage is greater than the VDD voltage by
more than 2.55V, current will flow through this clamp circuitry
into the VDD power supply bus.
During normal USB operation, VDD is in the range of 2.7V to
3.6V and IN (VBUS voltage from computer or USB hub) is in
the range of 4.4V to 5.25V, the clamp circuit is not active and
no current will flow through the clamp into the VDD supply.
In a USB application, the situation can exist where the VBUS
voltage from the computer could be applied at the IN pin
before the VDD voltage is up to its normal operating voltage
range and current will flow through the clamp into the VDD
power supply bus. This current could be quite high when
VDD is OFF or at 0V and could potentially damage other
components connected in the circuit. In the application
circuit, a 22k resistor has been put in series with the IN pin
to limit the current to a safe level during this situation.
It is recommended that a current limiting resistor in the range
of 10k to 50k be connected in series with the IN pin. It will
have minimal impact on the logic level at the IN pin during
normal USB operation and protect the circuit during the time
VBUS is present before VDD is up to its normal operating
voltage.
Note: No external resistor is required in applications where
the voltage at the IN pin will not exceed VDD by more than
2.55V.
FN6409.0
December 18, 2006
ISL54206
Typical Performance Curves TA = +25°C, Unless Otherwise Specified
0.4
0.11
0.1
THD+N (%)
VDD = 2.6V
0.08
0.07
VDD = 2.7V
0.06
0.2
2.5VP-P
0.1
VDD = 3.6V
VDD = 3V
0.05
2VP-P
1VP-P
0
0.04
20
200
2k
FREQUENCY (Hz)
20
20k
200
2k
FREQUENCY (Hz)
20k
FIGURE 9. THD+N vs SIGNAL LEVELS vs FREQUENCY
FIGURE 8. THD+N vs SUPPLY VOLTAGE vs FREQUENCY
0.5
0.5
RLOAD = 32
FREQ = 1kHz
VDD = 3V
0.4
RLOAD = 32
FREQ = 1kHz
VDD = 3V
0.4
0.3
THD+N (%)
THD+N (%)
3VP-P
0.3
0.09
THD+N (%)
RLOAD = 32
VDD = 3V
RLOAD = 32
VLOAD = 0.707VRMS
0.2
0.3
0.2
0.1
0.1
0
0
0
0.5
1
1.5
2
2.5
3
OUTPUT VOLTAGE (VP-P)
FIGURE 10. THD+N vs OUTPUT VOLTAGE
10
3.5
0
10
20
30
40
50
OUTPUT POWER (mW)
FIGURE 11. THD+N vs OUTPUT POWER
FN6409.0
December 18, 2006
ISL54206
(Continued)
VOLTAGE (835mV/DIV)
Typical Performance Curves TA = +25°C, Unless Otherwise Specified
TIME (10ns/DIV)
FIGURE 12. EYE PATTERN: 480Mbps WITH SWITCH IN THE SIGNAL PATH
1
Die Characteristics
USB SWITCH
0
SUBSTRATE POTENTIAL (POWERED UP):
NORMALIZED GAIN (dB)
-1
GND (TDFN Paddle Connection: Tie to GND or Float)
-2
TRANSISTOR COUNT:
-3
98
-4
PROCESS:
Submicron CMOS
RL = 50
VIN = 0.2VP-P to 2VP-P
1M
10M
100M
FREQUENCY (Hz)
1G
FIGURE 13. FREQUENCY RESPONSE
11
FN6409.0
December 18, 2006
ISL54206
Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)
D
6
INDEX AREA
2X
A
L10.2.1x1.6A
B
N
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC
PACKAGE
MILLIMETERS
E
SYMBOL
0.10 C
1
2X
2
0.10 C
TOP VIEW
C
A
SEATING PLANE
1
MAX
0.55
-
A1
-
-
0.05
-
0.127 REF
-
b
0.15
0.20
0.25
5
D
2.05
2.10
2.15
-
E
1.55
1.60
1.65
-
A1
SIDE VIEW
k
0.20
-
-
L
0.35
0.40
0.45
4xk
2
NX L
N
0.50 BSC
-
NX b
2
Nd
4
3
Ne
1
3
0
-
12
NOTES:
5
BOTTOM VIEW
CL
NX (b)
(A1)
L
5
e
SECTION "C-C"
TERMINAL TIP
C C
4
Rev. 3 6/06
0.10 M C A B
0.05 M C
3
(ND-1) X e
-
10

e
-
N
(DATUM B)
N-1
NOTES
0.50
e
(DATUM A)
PIN #1 ID
NOMINAL
0.45
A3
0.10 C
0.05 C
MIN
A
FOR ODD TERMINAL/SIDE
b
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side,
respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
7. Maximum package warpage is 0.05mm.
8. Maximum allowable burrs is 0.076mm in all directions.
9. Same as JEDEC MO-255UABD except:
No lead-pull-back, "A" MIN dimension = 0.45 not 0.50mm
"L" MAX dimension = 0.45 not 0.42mm.
10. For additional information, to assist with the PCB Land Pattern
Design effort, see Intersil Technical Brief TB389.
2.50
1.75
0.05 MIN
L
2.00
0.80
0.275
0.10 MIN
DETAIL “A” PIN 1 ID
0.25
0.50
LAND PATTERN 10
12
FN6409.0
December 18, 2006
ISL54206
Thin Dual Flat No-Lead Plastic Package (TDFN)
L10.3x3A
2X
0.10 C A
A
10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE
D
MILLIMETERS
2X
0.10 C B
E
B
//
A
C
SEATING
PLANE
D2
(DATUM B)
6
INDEX
AREA
0.10 C
0.08 C
A3
SIDE VIEW
7
8
MAX
NOTES
A
0.70
0.75
0.80
-
A1
-
-
0.05
-
0.20 REF
b
0.20
0.25
1
0.30
5, 8
D
2.95
3.0
3.05
-
D2
2.25
2.30
2.35
7, 8
E
2.95
3.0
3.05
-
E2
1.45
1.50
1.55
7, 8
e
0.50 BSC
-
k
0.25
-
-
-
L
0.25
0.30
0.35
8
N
10
2
Nd
5
3
Rev. 3 3/06
NOTES:
2
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
NX k
3. Nd refers to the number of terminals on D.
4. All dimensions are in millimeters. Angles are in degrees.
E2
E2/2
5. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
NX L
N
N-1
NX b
e
(Nd-1)Xe
REF.
BOTTOM VIEW
5
7. Dimensions D2 and E2 are for the exposed pads which provide
improved electrical and thermal performance.
0.10 M C A B
8. Nominal dimensions are provided to assist with PCB Land
Pattern Design efforts, see Intersil Technical Brief TB389.
9. Compliant to JEDEC MO-229-WEED-3 except for D2
dimensions.
CL
NX (b)
NOMINAL
D2/2
(DATUM A)
8
MIN
A3
6
INDEX
AREA
TOP VIEW
SYMBOL
(A1)
L1
5
9 L
e
SECTION "C-C"
C C
TERMINAL TIP
FOR ODD TERMINAL/SIDE
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
13
FN6409.0
December 18, 2006
Similar pages