DATASHEET

DATASHEET
Quad, ±16.5kV ESD Protected, 3.0V to 5.5V,
RS-485/RS-422 Receivers
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E,
ISL32277E
These Intersil devices are ±16.5kV IEC61000-4-2 ESD
Features
protected, 3.0V to 5.5V powered, quad receivers for balanced
communication using the RS-485 and RS-422 standards. Each
receiver has low input currents (±200µA), so it presents a 1/4
unit load to the RS-485 bus and allows up to 128 receivers on
the bus.
The ISL32173E, ISL32175E, ISL32177E are high data rate
receivers that operate at data rates up to 80Mbps. Their 8ns
maximum propagation delay skew (tolerance) guarantees
excellent part-to-part matching. The ISL32273E, ISL32275E,
ISL32277E are reduced supply current versions that operate at
data rates up to 20Mbps.
Receiver outputs are tri-statable and incorporate a hot plug
feature to keep them disabled during power-up and
power-down. Versions are available with a common EN/EN
(ISL32173E pinout), a two channel EN12/EN34 (ISL32175E
pinout), or a vers atile individual channel enable (see Table 1).
A 26% smaller footprint is available with the ISL32177E and
ISL32277E QFN packages and these two devices also feature
a logic supply pin (VL). The VL supply sets the switching points
of the enable inputs and the receiver outputs’ VOH, to levels
compatible with a lower supply voltage in mixed voltage
systems. Individual channel and group enable pins increase
the ISL32177E and ISL32277E’s flexibility.
• IEC61000 ESD protection (RS-485 inputs) . . . . . . . . ±16.5kV
- Class 3 ESD on all other pins . . . . . . . . . . . . . . . .>8kV HBM
• Wide supply range . . . . . . . . . . . . . . . . . . . . . . . . . 3.0V to 5.5V
• Wide common-mode range . . . . . . . . . . . . . . . . . -7V to +12V
• Low part-to-part propagation delay tolerance (ISL3217XE)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8ns (max)
• Specified for +125°C operation
• Fail-safe open Rx inputs
• 1/4 unit load allows 128 devices on the bus
• Available in industry standard pinouts (ISL32173E/
ISL32175E ) and a 4x4 QFN (ISL32X77E) with added
features
• Logic supply pin (VL) eases operation in mixed supply
systems (ISL32X77E)
• High data rates. . . . . . . . . . . . . . . . up to 80Mbps or 20Mbps
• Low shutdown supply current. . . . . . . . . . . . . . . . . . . . . . 60µA
• Tri-statable Rx outputs
• 5V tolerant logic inputs when VCC = 3.3V
Applications
• Telecom equipment
• Motor controllers/encoders
• Programmable logic controllers
• Industrial/process control networks
FREQUENCY
RECEIVER INPUT (V)
VCC = 3.3V, +25°C
# of DEVICES = 270
80Mbps
0
-1
FIGURE 1. ISL32177E PART-TO-PART PROPAGATION DELAY VARIABILITY
April 25, 2016
FN7529.4
1
RECEIVER OUTPUT (V)
11.52
11.40
11.28
11.15
11.03
10.91
10.78
10.66
10.54
10.41
10.29
10.17
9.92
10.04
9.80
9.67
3.0
RECEIVER PROPAGATION DELAY (ns)
VCC = 3.3V
1
2.5
2.0
A-B
VL = 2.5V
VL = 1.8V
1.5
1.0
0.5
VL = 1.6V
0
-0.5
TIME (4ns/DIV)
FIGURE 2. ISL3217XE DATA RATE AND VL PERFORMANCE
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2009, 2013, 2015, 2016. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
TABLE 1. SUMMARY OF FEATURES
FUNCTION
DATA
RATE
(Mbps)
HOT
PLUG?
VL
SUPPLY
PIN?
ISL32173E
4 Rx
80
YES
NO
ISL32175E
(No longer available,
recommended replacement:
ISL32173E)
4 Rx
80
YES
ISL32177E
4 Rx
80
ISL32273E
4 Rx
ISL32275E
ISL32277E
PART NUMBER
MAX. TOTAL
SUPPLY
CURRENT (mA)
LOW POWER
SHUTDOWN?
PIN
COUNT
EN, EN
15
YES
16
NO
EN12, EN34
15
YES
16
YES
YES
INDIVIDUAL AND
GROUP ENABLES
15
YES
24
20
YES
NO
EN, EN
5.5
YES
16
4 Rx
20
YES
NO
EN12, EN34
5.5
YES
16
4 Rx
20
YES
YES
INDIVIDUAL AND
GROUP ENABLES
5.5
YES
24
Rx ENABLE
TYPE
Pin Configurations
ISL32175E, ISL32275E
(16 LD N-SOIC, 16 LD TSSOP)
TOP VIEW
ISL32173E, ISL32273E
(16 LD N-SOIC, 16 LD TSSOP)
TOP VIEW
B1 1
A1 2
R
RO1 3
15 B4
A1 2
14 A4
RO1 3
13 RO4
EN 4
RO2 5
12 EN
A2 6
B2 7
B1 1
16 VCC
R
R
R
GND 8
16 VCC
R
R
15 B4
14 A4
EN12 4
13 RO4
RO2 5
12 EN34
11 RO3
A2 6
10 A3
B2 7
9 B3
GND 8
11 RO3
R
R
10 A3
9 B3
Submit Document Feedback
2
B1
VCC
VL
B4
A4
24
23
22
21
20
19
18 RO4
1
4
NC
5
RO2
6
15 EN
R
14 NC
R
13 RO3
7
8
9
10
11
12
A3
EN
16 EN3
PAD
(GND)
B3
3
GND
EN2
17 EN4
SHDNEN
2
R
B2
EN1
R
A2
RO1
A1
ISL32177E, ISL32277E
(24 LD QFN)
TOP VIEW
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Pin Descriptions
ISL32173E,
ISL32273E
PIN NUMBER
ISL32175E,
ISL32275E
PIN NUMBER
ISL32177E,
ISL32277E
PIN NUMBER
PIN NAME
FUNCTION
4, 12
-
4, 15
EN, EN
Group driver output enables, that are internally pulled high to VCC. All receiver
outputs are enabled by driving EN high OR EN low and the outputs are all high
impedance when EN is low AND EN is high (i.e., if using only the active high
EN, connect EN to VCC or VL through a 1kΩ resistor; if using only the active
low EN, connect EN directly to GND). If the group enable function is not
required, connect EN to VCC (or VL) through a 1kΩ or greater resistor, or
connect EN directly to GND (ISL32X73E and ISL32X77E only).
-
4, 12
-
EN12, EN34
Paired driver output enables, that are internally pulled high to VCC. Driving
EN12 (EN34) high enables the channel 1 and 2
(3 and 4) RO outputs. Driving EN12 (EN34) low disables the channel 1 and 2
(3 and 4) outputs. If the enable function isn’t required, connect EN12 and
EN34 to VCC (or VL) through a 1kΩ or greater resistor (ISL32X75E only).
-
-
2, 3,
16, 17
EN1, EN2,
EN3, EN4
Individual receiver output enables that are internally pulled high to VCC.
Forcing ENX high (along with EN high OR EN low) enables the channel X
output (ROX). Driving ENX low disables the channel X output, regardless of
the states of EN and EN. If the individual channel enable function isn’t
required, connect ENX to VCC (or VL) through a 1kΩ or greater resistor
(ISL32X77E only).
-
-
9
SHDNEN
Low power SHDN mode enable that is internally pulled high to VCC. A high
level allows the ISL32X77E to enter a low power mode when all channels are
disabled. A low level prevents the device from entering the low power mode
(ISL32X77E only).
3, 5,
11, 13
3, 5,
11, 13
1, 6,
13, 18
RO1, RO2,
RO3, RO4
Channel X receiver output: If A - B ≥ 200mV, RO is high;
If A - B ≤ -200mV, RO is low. RO = High if A and B are unconnected (floating).
8
8
10, PAD
GND
2, 6,
10, 14
2, 6,
10, 14
24, 7,
12, 19
A1, A2,
A3, A4
±16.5kV IEC61000-4-2 ESD protected RS-485/422 level, channel X
noninverting receiver input.
1, 7,
9, 15
1, 7,
9, 15
23, 8,
11, 20
B1, B2,
B3, B4
±16.5kV IEC61000-4-2 ESD protected RS-485/422 level, channel X inverting
receiver input.
16
16
22
VCC
System power supply input (3.0V to 5.5V). On devices with a VL pin powered
from a separate supply, power up VCC first.
-
-
21
VL
Logic power supply input (1.4V to VCC) that powers all the TTL/CMOS inputs
and outputs (logic pins). VL sets the VIH and VIL levels of the enable and
SHDNEN pins and sets the VOH level of the RO pins. Connect the VL pin to the
lower voltage power supply of a logic device (e.g., UART or µcontroller)
interfacing with the ISL32X77E logic pins. If VL and VCC are different
supplies, power up this supply after VCC and keep VL ≤ VCC. To minimize input
current and SHDN supply current, logic pins that are strapped high externally
(preferably through a 1kΩ resistor) should connect to VCC, but they may also
connect to VL (ISL32X77E only).
-
-
5, 14
NC
No Connection
Submit Document Feedback
3
Ground connection. This is also the potential of the QFN thermal pad.
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Ordering Information
PART NUMBER
(Notes 3, 4)
PART
MARKING
TEMP. RANGE
(°C)
PACKAGE
(RoHS Compliant)
PKG.
DWG. #
ISL32173EIBZ (Note 1)
ISL32173 EIBZ
-40 to +85
16 Ld SOIC
M16.15
ISL32173EFBZ (Note 1)
ISL32173 EFBZ
-40 to +125
16 Ld SOIC
M16.15
ISL32173EIVZ (Note 1)
32173 EIVZ
-40 to +85
16 Ld TSSOP
MDP0044
ISL32173EFVZ (Note 1)
32173 EFVZ
-40 to +125
16 Ld TSSOP
MDP0044
ISL32175EIBZ (No longer available,
recommended replacement:
ISL32173EIBZ) (Note 1)
ISL32175 EIBZ
-40 to +85
16 Ld SOIC
M16.15
ISL32175EFBZ (No longer available,
recommended replacement:
ISL32173EFBZ) (Note 1)
ISL32175 EFBZ
-40 to +125
16 Ld SOIC
M16.15
ISL32175EIVZ (No longer available,
recommended replacement:
ISL32173EIVZ) (Note 1)
32175 EIVZ
-40 to +85
16 Ld TSSOP
MDP0044
ISL32175EFVZ (No longer available,
recommended replacement:
ISL32173EFVZ) (Note 1)
32175 EFVZ
-40 to +125
16 Ld TSSOP
MDP0044
ISL32177EIRZ (Note 2)
321 77EIRZ
-40 to +85
24 Ld QFN
L24.4x4C
ISL32177EFRZ (Note 2)
321 77EFRZ
-40 to +125
24 Ld QFN
L24.4x4C
ISL32273EIBZ (Note 1)
ISL32273 EIBZ
-40 to +85
16 Ld SOIC
M16.15
ISL32273EFBZ (Note 1)
ISL32273 EFBZ
-40 to +125
16 Ld SOIC
M16.15
ISL32273EIVZ (Note 1)
32273 EIVZ
-40 to +85
16 Ld TSSOP
MDP0044
ISL32273EFVZ (Note 1)
32273 EFVZ
-40 to +125
16 Ld TSSOP
MDP0044
ISL32275EIBZ (Note 1)
ISL32275 EIBZ
-40 to +85
16 Ld SOIC
M16.15
ISL32275EFVZ (Note 1)
32275 EFVZ
-40 to +125
16 Ld TSSOP
MDP0044
ISL32277EIRZ (Note 2)
322 77EIRZ
-40 to +85
24 Ld QFN
L24.4x4C
ISL32277EFRZ (Note 2)
322 77EFRZ
-40 to +125
24 Ld QFN
L24.4x4C
NOTES:
1. Add “-T” suffix for 2.5k unit tape and reel. Please refer to TB347 for details on reel specifications.
2. Add “-T” suffix for 6k unit tape and reel. Please refer to TB347 for details on reel specifications.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), please see device information page for ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E.
For more information on MSL please see tech brief TB363.
Submit Document Feedback
4
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Truth Tables
Truth Tables (Continued)
RECEIVER ENABLE (ISL32175E, ISL32275E)
RECEIVER OUTPUT (ROX ENABLED, ALL VERSIONS)
INPUTS
OUTPUTS
INPUTS (A-B)
OUTPUT (RO)
≥0.2V
1
EN12
EN34
RO1
RO2
RO3
RO4
≤-0.2V
0
0
0
Z*
Z*
Z*
Z*
Inputs Open (Floating)
1
0
1
Z
Z
EN
EN
1
0
EN
EN
Z
Z
1
1
EN
EN
EN
EN
RECEIVER ENABLE (ISL32173E, ISL32273E)
INPUTS
OUTPUTS
EN
EN
ROX
X
0
ENABLED
1
X
ENABLED
0
1
DISABLED*
NOTE: *Low power SHDN mode when disabled
NOTE: *Low power SHDN mode when all outputs disabled; Z = Tri-state
RECEIVER ENABLE (ISL32177E, ISL32277E)
INPUTS
ENX
EN EN
OUTPUTS
SHDNEN
ROX
COMMENTS
0
X
X
0
Z
Chan X output disabled
EN1-4 = 0
X
X
1
Z*
All outputs disabled
X
0
1
0
Z
All outputs disabled
X
0
1
1
Z*
All outputs disabled
1
X
0
X
EN
Individual ENX controls chan
1
1
X
X
EN
NOTE: * Low power SHDN mode; Z = Tri-state
Typical Operating Circuits (1 of 4 Channels Shown)
+3.3V TO 5V
+3.3V TO 5V
+
16
VCC
0.1µF
0.1µF
+
16
VCC
ISL32X73E
3 RO
≥1kΩ
ISL32X72E
R
A
2
B
1
RT
2
Y
3
Z
D
12 EN
DI 1
EN 4
EN 12
GND
8
EN
GND
4
8
FIGURE 3. NETWORK USING GROUP ENABLES
Submit Document Feedback
5
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Operating Circuits (1 of 4 Channels Shown)
+3.3V TO 5V
+3.3V TO 5V
+
16
0.1µF
0.1µF
+
16
VCC
ISL32X74E
VCC
ISL32X75E
3 RO1
RT
A1 2
R
B1 1
2
Y1
3
Z1
EN12 4
D
4 EN12
GND
DI1 1
GND
8
8
FIGURE 4. NETWORK USING PAIRED ENABLES
+1.8V
+3.3V TO 5V
+3.3V TO 5V
+
22
21
VCC
LOGIC
DEVICE
(µP, ASIC,
UART)
VCC
9
SHDNEN
15
ISL32X77E EN
4
EN
A1 24
1 RO1
R
B1 23
2 EN1
+
0.1µF
≥1kΩ
≥1kΩ
VL
+2.5V
0.1µF
21
20
VCC
VL
SHDNEN
14 EN
ISL32179E
2, 3, 15, 16
EN1-EN4
22
RT
GND
10
USING INDIVIDUAL
CHANNEL ENABLES AND
CONFIGURED FOR LOWEST
SHDN SUPPLY CURRENT
NOTE: IF POWERED FROM SEPARATE SUPPLIES,
POWER UP VCC BEFORE VL
24 Y
1 Z
D
DI
EN
GND
VCC
LOGIC
DEVICE
(µP, ASIC,
UART)
23
4
9
USING ACTIVE
HIGH GROUP ENABLE
AND CONFIGURED FOR
LOWEST SHDN SUPPLY
CURRENT
NOTE: IF POWERED FROM SEPARATE SUPPLIES,
POWER UP VCC BEFORE VL
FIGURE 5. NETWORK WITH VL PIN FOR INTERFACING TO LOWER VOLTAGE LOGIC DEVICES
Submit Document Feedback
6
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Absolute Maximum Ratings
Thermal Information
VCC to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V
VL to GND (Note 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VCC +0.3V)
Input Voltages
EN (All varieties) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 7V
A, B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -9V to +13V
Output Voltages
RO (Note 6). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to (VCC + 0.3V)
RO (Note 5). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to (VL + 0.3V)
Short-Circuit Duration
RO (One output at a time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Indefinite
ESD Rating . . . . . . . . . . . . . . . . . . . . . See “Electrical Specifications” Table
Thermal Resistance (Typical)
JA (°C/W) JC (°C/W)
16 Ld SOIC Package (Notes 7, 10) . . . . . . .
78
30
16 Ld TSSOP Package (Notes 7, 10). . . . . .
104
25
24 Ld QFN Package (Notes 8, 9) . . . . . . . . .
42
5
Maximum Junction Temperature (Plastic Package) . . . . . . . . . . . +150°C
Maximum Storage Temperature Range . . . . . . . . . . . . . . -65°C to +150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TB493
Recommended Operating Conditions
Supply Voltages
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 5.5V
VL (Note 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.6V to VCC
Temperature Range
ISL32X7XEI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
ISL32X7XEF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +125°C
Bus Pin Common-Mode Voltage Range . . . . . . . . . . . . . . . . . . -7V to +12V
RO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -9mA to +9mA
RO Load Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ≤6pF
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
5. ISL32177E and ISL32277E only.
6. Excluding the ISL32177E and ISL32277E.
7. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
8. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379 for details.
9. For JC, the “case temp” location is the center of the exposed metal pad on the package underside.
10. For JC, the “case temp” location is taken at the package top center.
Electrical Specifications
Test Conditions: VCC = 3.0V to 5.5V; VL = VCC (ISL32177E and ISL32277E only); Typicals are at the worst case
of VCC = 3.3V or VCC = 5V, TA = +25°C; unless otherwise specified. Boldface limits apply across the operating temperature range. (Notes 11, 15)
PARAMETER
SYMBOL
TEMP
(°C)
MIN
(Note 14)
TYP
MAX
(Note 14)
UNIT
VCC ≤3.6V
Full
2
-
-
V
VCC ≤ 5.5V
Full
2.2
-
-
V
TEST CONDITIONS
DC CHARACTERISTICS
Input High Voltage
(Logic Pins, Note 18)
Input Low Voltage
(Logic Pins, Note 18)
Logic Input Current
Receiver Differential
Threshold Voltage
VL = VCC if ISL32177E or
ISL32277E
VIH1
VIH2
VIH3
2.7V ≤ VL < 3.0V (ISL32177E and ISL32277E only)
Full
2
-
-
V
VIH4
2.3V ≤ VL < 2.7V (ISL32177E and ISL32277E only)
Full
1.6
-
-
V
VIH5
1.6V ≤ VL < 2.3V (ISL32177E and ISL32277E only)
Full
0.72*VL
-
-
V
VIH6
1.4V ≤ VL < 1.6V (ISL32177E and ISL32277E only)
25
-
0.4*VL
-
V
VIL1
VL = VCC if ISL32177E and ISL32277E
Full
-
-
0.8
V
VIL2
VL ≥ 2.7V (ISL32177E and ISL32277E only)
Full
-
-
0.6
V
VIL3
2.3V ≤ VL < 2.7V (ISL32177E and ISL32277E only)
Full
-
-
0.6
V
VIL4
1.6V ≤ VL < 2.3V (ISL32177E and ISL32277E only)
Full
-
-
0.22*VL
V
VIL5
1.4V ≤ VL < 1.6V (ISL32177E and ISL32277E only)
25
0.35*VL
-
V
IIN1
EN, EN, ENX, SHDNEN = 0V or VCC
Full
-15
-
15
µA
IIN2
EN12, EN34 = 0V or VCC (ISL32X75E only)
Full
-30
-
30
µA
V TH
-7V ≤ VCM ≤ 12V
Full
-200
-
200
mV
Submit Document Feedback
7
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Electrical Specifications
Test Conditions: VCC = 3.0V to 5.5V; VL = VCC (ISL32177E and ISL32277E only); Typicals are at the worst case
of VCC = 3.3V or VCC = 5V, TA = +25°C; unless otherwise specified. Boldface limits apply across the operating temperature range. (Notes 11, 15)
PARAMETER
SYMBOL
TEMP
(°C)
MIN
(Note 14)
TYP
MAX
(Note 14)
UNIT
25
-
30
-
mV
VIN = 12V
Full
-
-
0.2
mA
VIN = -7V
Full
-0.2
-
-
mA
TEST CONDITIONS
Receiver Input
Hysteresis
V TH
VCM = 0V
Input Current
(A, B)
IIN3
VCC = 0V or 5.5V
Receiver Input
Resistance
RIN
-7V ≤ VCM ≤ 12V
Full
48
-
-
kΩ
Receiver Output
Leakage Current
IOZ
EN = 0V, 0 ≤ VO ≤ VCC (0 to VL if ISL32177E or
ISL32277E)
Full
-10
-
10
µA
Receiver Short-Circuit
Current, VO = High or
Low
IOS
EN = 1, 0V ≤ VO ≤ VCC (0 to VL if 20Mbps versions
ISL32177E or ISL32277E)
80Mbps versions
Full
-
-
±100
mA
Full
-
-
±165
mA
Receiver Output High
Voltage
VOH1
Receiver Output Low
Voltage
IO = -8mA, VID = 200mV
(VL = VCC if ISL32177E or
ISL32277E)
VCC  4.5V
Full
VCC - 1
-
-
V
IO = -6mA, VID = 200mV
(VL = VCC if ISL32177E or
ISL32277E)
VCC  3.0V
Full
2.4
-
-
V
VOH2
IO = -2mA, VL  2.3V
Full
VL - 0.3
-
-
V
VOH3
IO = -1.5mA, VL = 1.8V
ISL32177E and
ISL32277E only
Full
VL - 0.3
-
-
V
VOH4
IO = -200µA, VL  1.4V
Full
VL - 0.2
-
-
V
VOL1
IO = 8mA, VID = -200mV, VL = VCC if ISL32177E,
ISL32277E
Full
-
-
0.4
V
VOL2
IO = 5mA, VL ≥ 1.8V
ISL32177E and
ISL32277E only
Full
-
-
0.4
V
VOL3
IO = 2mA, VL ≥ 1.4V
ISL32177E and
ISL32277E only
Full
-
-
0.4
V
80ICC
EN = 1, or EN = 0 (ISL32173E and ISL32177E), or
EN12 = EN34 = 1 (ISL32175E),
or EN1 = EN2 = EN3 = EN4 = 1 (ISL32177E)
Full
-
-
15
mA
80ICC1/2
EN12 = 1 and EN34 = 0, or vice versa (ISL32175E
only), or if only two channels are enabled on the
ISL32177E
Full
-
-
8.5
mA
80ICCD
SHDNEN = 0, EN1 = EN2 = EN3 = EN4 = 0 or EN = 0
and EN = 1 (ISL32177E only)
Full
-
-
2.5
mA
20ICC
EN = 1, or EN = 0 (ISL32273E and ISL32277E), or
EN12 = EN34 = 1 (ISL32275E), or EN1 = EN2 =
EN3 = EN4 = 1 (ISL32277E)
Full
-
-
5.5
mA
20ICC1/2
EN12 = 1 and EN34 = 0, or vice versa (ISL32275E
only), or if only two channels are enabled on the
ISL32277E
Full
-
-
3.5
mA
20ICCD
SHDNEN = 0, EN1 = EN2 = EN3 = EN4 = 0 or EN = 0
and EN = 1 (ISL32277E only)
Full
-
-
1.2
mA
ISHDN
All outputs disabled (Note 19) (all except ISL32X75E)
Full
-
-
15
µA
All outputs disabled (Note 20) (all except ISL32X73E)
Full
-
-
60
µA
SUPPLY CURRENT
No Load Supply
Current,
80Mbps Versions
No Load Supply
Current,
20Mbps Versions
Shutdown Supply
Current
Submit Document Feedback
8
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Electrical Specifications
Test Conditions: VCC = 3.0V to 5.5V; VL = VCC (ISL32177E and ISL32277E only); Typicals are at the worst case
of VCC = 3.3V or VCC = 5V, TA = +25°C; unless otherwise specified. Boldface limits apply across the operating temperature range. (Notes 11, 15)
PARAMETER
SYMBOL
TEST CONDITIONS
TEMP
(°C)
MIN
(Note 14)
TYP
MAX
(Note 14)
UNIT
ESD PERFORMANCE
RS-485 Pins (A, B)
All Pins
IEC61000-4-2, from bus pins to Air gap
GND
Contact
25
-
±16.5
-
kV
25
-
±8
-
kV
Human Body Model, from bus pins to GND
25
-
±15
-
kV
HBM
25
-
±8
-
kV
Machine Model
25
-
500
-
V
RECEIVER SWITCHING CHARACTERISTICS (ISL32273E, ISL32275E, ISL32277E, 20Mbps)
Maximum Data Rate
fMAX
VID = ±1.5V, CL = 15pF
Full
20
-
-
Mbps
Receiver Input to
Output Delay
tPLH, tPHL
(Figure 6)
Full
-
37
55
ns
Receiver Skew
| tPLH - tPHL |
tSKD
(Figure 6)
Full
-
2.7
6
ns
Prop Delay Skew
Channel-to-Channel
tSKC-C
(Figure 6), (Note 12)
Full
-
3
8
ns
Prop Delay Skew
Part-to-Part
tSKP-P
(Figure 6), (Note 13)
Full
-
4
20
ns
Receiver Enable to
Output High
tZH
RL = 1kΩ, CL = 15pF, SW = GND
(Figure 7), (Notes 16, 22)
Full
-
150
190
ns
Receiver Enable to
Output Low
tZL
RL = 1kΩ, CL = 15pF, SW = VCC
(Figure 7), (Notes 16, 22)
Full
-
155
190
ns
Receiver Disable from tHZ
Output High
RL = 1kΩ, CL = 15pF, SW = GND (Figure 7)
Full
-
19
30
ns
Receiver Disable from tLZ
Output Low
RL = 1kΩ, CL = 15pF, SW = VCC (Figure 7)
Full
-
19
30
ns
Receiver Enable from
Shutdown to Output
High
tZH(SHDN)
RL = 1kΩ, CL = 15pF, SW = GND
(Figure 7), (Notes 17, 21)
Full
-
-
850
ns
Receiver Enable from
Shutdown to Output
Low
tZL(SHDN)
RL = 1kΩ, CL = 15pF, SW = VCC
(Figure 7),(Notes 17, 21)
Full
-
-
850
ns
VCC ≤ 3.6V
Full
80
-
-
Mbps
VCC > 3.6V
Full
20
-
-
Mbps
VID = ±1.5V, CL ≤ 6pF, 3.6V ≤ VCC ≤ 5.5V
Full
80
-
-
Mbps
RECEIVER SWITCHING CHARACTERISTICS (ISL32173E, ISL32175E, ISL32177E, 80Mbps)
Maximum Data Rate
VID = ±1.5V, CL ≤ 15pF
fMAX
Receiver Input to
Output Delay
tPLH, tPHL
(Figure 6)
Full
6
11
16
ns
Receiver Skew
| tPLH - tPHL |
tSKD
(Figure 6)
Full
-
0.4
2
ns
Prop Delay Skew
Channel-to-Channel
tSKC-C
(Figure 6), (Note 12)
Full
-
0.7
4
ns
Prop Delay Skew
Part-to-Part
tSKP-P
(Figure 6), (Note 13)
Full
-
1.2
8
ns
Receiver Enable to
Output High
tZH
RL = 1kΩ, CL = 15pF, SW = GND
(Figure 7), (Notes 16, 22)
Full
-
57
75
ns
Submit Document Feedback
9
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Electrical Specifications
Test Conditions: VCC = 3.0V to 5.5V; VL = VCC (ISL32177E and ISL32277E only); Typicals are at the worst case
of VCC = 3.3V or VCC = 5V, TA = +25°C; unless otherwise specified. Boldface limits apply across the operating temperature range. (Notes 11, 15)
TEMP
(°C)
MIN
(Note 14)
TYP
MAX
(Note 14)
UNIT
RL = 1kΩ, CL = 15pF, SW = VCC
(Figure 7), (Notes 16, 22)
Full
-
59
75
ns
Receiver Disable from tHZ
Output High
RL = 1kΩ, CL = 15pF, SW = GND (Figure 7)
Full
-
18
30
ns
Receiver Disable from tLZ
Output Low
RL = 1kΩ, CL = 15pF, SW = VCC (Figure 7)
Full
-
19
30
ns
PARAMETER
Receiver Enable to
Output Low
SYMBOL
tZL
TEST CONDITIONS
Receiver Enable from
Shutdown to Output
High
tZH(SHDN)
RL = 1kΩ, CL = 15pF, SW = GND
(Figure 7), (Notes 17, 21)
Full
-
-
850
ns
Receiver Enable from
Shutdown to Output
Low
tZL(SHDN)
RL = 1kΩ, CL = 15pF, SW = VCC
(Figure 7), (Notes 17, 21)
Full
-
-
850
ns
NOTES:
11. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise
specified.
12. Channel-to-channel skew is the magnitude of the worst case delta between any two propagation delays of any two outputs on the same IC, at the
same test conditions.
13. tSKP-P is the magnitude of the difference in propagation delays of the specified terminals of two units tested with identical test conditions (VCC,
temperature, etc.).
14. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
15. EN = 0 indicates that the output(s) under test are disabled via the appropriate logic pin settings. EN = 1 indicates that the logic pins are set to enable
the output(s) under test.
16. For ISL32177E and ISL32277E, keep SHDNEN low to avoid entering SHDN. For ISL32175E and ISL32275E ensure that at least one channel remains
enabled to prevent SHDN.
17. For ISL32177E and ISL32277E, keep SHDNEN high to enter SHDN when all drivers are disabled.
18. Logic pins are the enable variants and SHDNEN.
19. EN low and EN high on the ISL32X73E. SHDNEN, EN, EN1-EN4 all high and EN low on the ISL32X77E.
20. EN12 and EN34 low on ISL32X75E. SHDNEN high, with EN1-EN4 low plus EN and EN high on the ISL32X77E.
21. Shutdown is entered by simultaneously disabling all four outputs for at least 600ns.
22. Does not apply to the ISL32173E nor the ISL32273E; only the EN from SHDN parameters apply to these two parts.
Submit Document Feedback
10
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Test Circuits and Waveforms
3V
EN
+1.5V
B
15pF
RO
R
A
A
1.5V
1.5V
0V
tPLH
tPHL
VCC OR VL
SIGNAL
GENERATOR
50%
RO
50%
0V
FIGURE 6B. MEASUREMENT POINTS
FIGURE 6A. TEST CIRCUIT
FIGURE 6. RECEIVER PROPAGATION DELAY
EN
GND
B
A
R
VCC
OR VL
1kΩ
RO
SW
SIGNAL
GENERATOR
1.5V
0V
tZH, tZH(SHDN)
A
SW
tHZ
+1.5V
GND
tLZ
-1.5V
VCC
tZH (Notes 16, 22)
+1.5V
GND
tZL (Notes 16, 22)
-1.5V
VCC
tZH(SHDN) (Notes 17, 21)
+1.5V
GND
tZL(SHDN) (Notes 17, 21)
-1.5V
VCC
1.5V
GND
15pF
PARAMETER
3V OR VL
EN
tHZ
OUTPUT HIGH
RO
VOH - 0.5V
LOWER OF
1.5V OR VL/2
tZL, tZL(SHDN)
0V
tLZ
LOWER OF
1.5V OR VL/2
RO
VOH
OUTPUT LOW
VCC OR VL
VOL + 0.5V V
OL
FIGURE 7B. MEASUREMENT POINTS
FIGURE 7A. TEST CIRCUIT
FIGURE 7. RECEIVER ENABLE AND DISABLE TIMES
Application Information
RS-485 and RS-422 are differential (balanced) data
transmission standards for use in long haul or noisy
environments. RS-422 is a subset of RS-485, so RS-485
transceivers are also RS-422 compliant. RS-422 is a
point-to-multipoint (multidrop) standard, which allows only one
driver and up to 10 (assuming one unit load devices) receivers on
each bus. RS-485 is a true multipoint standard, which allows up
to 32 one unit load devices (any combination of drivers and
receivers) on each bus.
Another important advantage of RS-485 is the extended
Common-Mode Range (CMR), which specifies that the driver
outputs and receiver inputs withstand signals that range from
+12V to -7V. RS-422 and RS-485 are intended for runs as long as
4000’, so the wide CMR is necessary to handle ground potential
differences, as well as voltages induced in the cable by external
fields.
Receiver Features
These devices utilize differential receivers for maximum noise
immunity and common-mode rejection. Input sensitivity is better
than ±200mV, as required by the RS-422 and RS-485
specifications.
Receiver input resistance of 48kΩ surpasses the RS-422
specification of 4kΩ and is four times the RS-485 “Unit Load
Submit Document Feedback
11
(UL)” requirement of 12kΩ minimum. Thus, these products are
known as “one-quarter UL” receivers and there can be up to 128
of these devices on a network while still complying with the
RS-485 loading specification.
Receiver inputs function with common-mode voltages as great
as +9V/-7V outside the power supplies (i.e., +12V and -7V with
VCC = 3.0V), making them ideal for long networks where induced
voltages and ground potential differences are realistic concerns.
All the receivers include a “fail-safe open” function that
guarantees a high level receiver output if the receiver inputs are
unconnected (floating).
All receivers easily support a 20Mbps data rate and the
ISL32173E, ISL32175E and ISL32177E support data rates up to
80Mbps. All receiver outputs are tri-statable, with the enable
scheme varying by part type (see next section).
Receiver Enable Functions
All product types include functionality to allow disabling of the Rx
outputs. The ISL32X73E types feature group (all four Rx) enable
functions that are active high (EN) or active low (EN). Receivers
enable when EN = 1, or when EN = 0 and they disable only when
EN = 0 and EN = 1. The ISL32X75E versions use active high
paired enable functions (EN12 and EN34) that enable (when
high) or disable (when low) the corresponding pairs of Rx. All four
of these enable pins have internal pull-up resistors to VCC, but
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
unused enable pins that need to be high (e.g., EN when using the
EN input for enable control, or EN12 and EN34 when using
always enabled receivers) should always be connected externally
to VCC. If VCC transients might exceed 7V, then inserting a series
resistor between the input(s) and VCC limits the current that flows
if the input’s ESD protection starts conducting.
1 OF 4 CHANNELS
ENX
VCC
VCC
might not exceed the VIH of the ISL32X77E’s 3.3V or 5V powered
enable input. Connecting the ISL32X77E’s VL pin to the power
supply of the logic device (as shown in Figure 9) limits the
ISL32X77E’s VOH to VL and reduces its logic input switching
points to values compatible with the logic device’s output levels.
Tailoring the logic pin input switching points and RO output levels
to the supply voltage of the UART, ASIC, or µcontroller eliminates
the need for a level shifter/translator between the two ICs.
VCC = +3.3V
VCC = +2V
CHX EN
EN
EN
VOH = 3.3V
RO
RXD
ESD
DIODE
VCC
FIGURE 8. ISL32X77E ENABLE LOGIC
The ISL32177E and ISL32277E have the most flexible enable
scheme. Their six enable pins allow for group, paired, or
individual channel enable control. Figure 8 details the
ISL32X77E’s internal enable logic. To utilize a group enable
function, connect all the ENX pins high and handle the EN and EN
pins as described in the previous paragraph. For paired enables,
connect EN and EN high (for the lowest current in SHDN mode, if
SHDN is used) and tie EN1 and EN2 together and EN3 and EN4
together. For individual channel enables, again connect EN and
EN high and drive the appropriate ENX (active high) for the
particular channel. All six enable pins incorporate pull-up
resistors to VCC, but unused enable pins of any type should be
externally connected high, rather than being left floating.
Connecting to VCC is the best choice, but VL may be utilized as
long as SHDN power isn’t a primary concern (for each VL
connected input, ICC increases by (VCC - VL)/600kΩ). If VCC or VL
transients might exceed 7V, then inserting a series resistor
between the input(s) and the supply limits the current that will
flow if the input’s ESD protection starts conducting.
Wide Supply Range
The ISL32X7XE design operates with a wide range of supply
voltages from 3.0V to 5.5V and the receivers meet the RS-485
specs for that full supply voltage range.
5.5V TOLERANT LOGIC PINS
Logic input pins (enables, SHDNEN) contain no ESD nor parasitic
diodes to VCC (nor to VL), so they withstand input voltages
exceeding 5.5V regardless of the VCC and VL voltages (see
Figure 11 on page 14).
Logic Supply (VL Pin, ISL32177E and
ISL32277E)
Note: If powered from separate supplies, power up VCC before
powering up the VL supply.
The ISL32177E and ISL32277E include a VL pin that powers the
logic inputs (enables, SHDNEN) and the RO outputs. These pins
interface with “logic” devices such as UARTs, ASICs and
µcontrollers and today most of these devices use power supplies
significantly lower than 3.3V. Thus, a 5V or 3.3V RO output level
from an ISL32X77E IC might seriously overdrive and damage the
logic device input (Figure 9). Similarly, the logic device’s low VOH
Submit Document Feedback
12
VIH ≥ 2V
EN
RXEN
VOH ≤ 2V
GND
ISL32X7XE
GND
UART/PROCESSOR
VCC = +3.3V TO 5V
VCC = +2V
VL
RO
VOH = 2V
RXD
VIH = 0.9V
EN
RXEN
VOH ≤ 2V
GND
ISL32X77E
ESD
DIODE
GND
UART/PROCESSOR
FIGURE 9. USING VL PIN TO ADJUST LOGIC LEVELS
VL can be anywhere from VCC down to 1.4V, but the data rate
drops off dramatically below VL = 1.6V. Table 2 indicates typical
VIH and VIL values (applicable to both speed grades) for various
VL settings and also lists the ISL32177E’s typical data rate
versus VL. The ISL32277E typically runs at 20Mbps for VL ≥ 1.6V
and drops to 10Mbps to 15Mbps at VL=1.4V. Prop delays, skews
and transition times increase at lower VL, as shown in Figures 22
through 34.
TABLE 2. TYPICAL VIH, VIL AND DATA RATE vs VL FOR VCC = 3.3V
OR 5V
VL
(V)
VIH
(V)
VIL
(V)
ISL32177E
DATA RATE
(Mbps)
1.4
0.55
0.5
25
1.6
0.6
0.55
50
1.8
0.8
0.7
65
2.3
1
0.9
70
2.7
1.1
1
75
3.3
1.3
1.2
80
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Neglecting the RO IOH currents, the quiescent VL supply current
(IL) is typically less than 1µA for enable input voltages at ground
or VL, as shown in Figure 11 on page 14. Enable pin pull-up
resistors connect to VCC, so the current due to a low enable input
adds to ICC rather than to IL.
Hot Plug Function
When a piece of equipment powers up, there is a period of time
where the processor or ASIC driving the RS-485 control lines (EN,
EN, ENX) is unable to ensure that the RS-485 Rx outputs are kept
disabled. If the equipment is connected to the bus, a receiver
activating prematurely during power up may generate RO
transitions that could cause interrupts. To avoid this scenario,
this family incorporates a “Hot Plug” function. During power up,
circuitry monitoring VCC ensures that the Rx outputs remain
disabled for a period of time, regardless of the state of the
enables. This gives the processor/ASIC a chance to stabilize and
drive the RS-485 control lines to the proper states.
ESD Protection
All pins on these devices include class 3 (>8kV) Human Body
Model (HBM) ESD protection structures, but the RS-485 pins
(receiver inputs) incorporate advanced structures allowing them
to survive ESD events in excess of ±15kV HBM and ±16.5kV IEC
61000-4-2. The RS-485 pins are particularly vulnerable to ESD
damage because they typically connect to an exposed port on
the exterior of the finished product. Simply touching the port
pins, or connecting a cable, can cause an ESD event that might
destroy unprotected ICs. These new ESD structures protect the
device whether or not it is powered up and without degrading the
RS-485 common-mode range of -7V to +12V. This built-in ESD
protection eliminates the need for board level protection
structures (e.g., transient suppression diodes) and the
associated, undesirable capacitive load they present.
Data Rate, Cables and Terminations
The RS-485 and RS-422 are intended for network lengths up to
4000’, but the maximum system data rate decreases as the
transmission length increases. Networks operating at 80Mbps
are limited to lengths much less than 100’ (30m), while a
20Mbps version can operate at full data rates with lengths up to
200’ (60m).
Any of these ICs may be used at slower data rates over longer
cables, but there are some limitations for the 80Mbps versions.
The 80Mbps Rx is optimized for high speed operation, so its
output may glitch if the Rx input differential transition times are
too slow. Keeping the transition times below 500ns, which
equates to a Tx driving a 1000’ (305m) CAT 5 cable, yields
excellent performance over the full operating temperature range.
Twisted pair is the cable of choice for RS-485 and RS-422
networks. Twisted pair cables tend to pick up noise and other
electromagnetically induced voltages as common-mode signals,
which are effectively rejected by the differential receivers in
these ICs.
When using these receivers, proper termination is imperative to
minimize reflections. Short networks using slew rate limited
transmitters need not be terminated, but terminations are
recommended unless power dissipation is an overriding concern.
In point-to-point, or point-to-multipoint (single driver on a bus with
multiple receivers) networks, the main cable should be
terminated in its characteristic impedance (typically 120Ω) at the
end farthest from the driver. In multireceiver applications, stubs
connecting receivers to the main cable should be kept as short
as possible. Multipoint (multidriver) systems require that the
main cable be terminated in its characteristic impedance at both
ends. Stubs connecting a transmitter or receiver to the main
cable should be kept as short as possible.
IEC 61000-4-2 Testing
Low Power Shutdown Mode
The IEC 61000 test method applies to finished equipment, rather
than to an individual IC. Therefore, the pins most likely to suffer
an ESD event are those that are exposed to the outside world (the
RS-485 pins in this case) and the IC is tested in its typical
application configuration (power applied) rather than testing
each pin-to-pin combination. The lower current limiting resistor
coupled with the larger charge storage capacitor yields a test
that is much more severe than the HBM test. The extra ESD
protection built into this device’s RS-485 pins allows the design
of equipment meeting level 4 criteria without the need for
additional board level protection on the RS-485 port.
These BiCMOS receivers all use a fraction of the power required
by their bipolar counterparts, but they also include a Shutdown
(SHDN) feature that reduces the already low quiescent ICC to a
microamp trickle. These devices enter shutdown only when all
four receivers disable (see “Truth Tables” on page 5) for at least
600ns. The ISL32X73E types enter SHDN whenever EN is low and
EN is high. ISL32X75E types enter SHDN only if both EN12 and
EN34 are low. Note that the ISL32X75E enable times increase
significantly when enabling from the SHDN condition.
AIR-GAP DISCHARGE TEST METHOD
For this test method, a charged probe tip moves toward the IC pin
until the voltage arcs to it. The current waveform delivered to the
IC pin depends on approach speed, humidity, temperature, etc.,
so it is difficult to obtain repeatable results. The A and B RS-485
pins withstand ±16.5kV air-gap discharges.
CONTACT DISCHARGE TEST METHOD
During the contact discharge test, the probe contacts the tested
pin before the probe tip is energized, thereby eliminating the
variables associated with the air-gap discharge. These Quad
receivers survive ±8kV contact discharges on the RS-485 pins.
Submit Document Feedback
13
The ISL32X77E enter the low power SHDN mode if SHDNEN is
high and if all four Rx are disabled for at least 600ns. This is
accomplished by driving EN low and EN high, or by driving all four
ENX inputs low. Enable times increase if the IC was in SHDN, so if
enable time is more important than SHDN supply current, tying
the SHDNEN pin low defeats the low power SHDN feature. In this
mode, the supply current drops to 1mA to 2mA when all four Rx
are disabled, but the enable time of any Rx remains below
200ns.
Remember that all enable pins have pull-up resistors on them, so
each pin that is low during SHDN adds up to 15µA to the SHDN
supply current. The SHDN supply current entries in the “Electrical
Specifications” table on page 8 include the resistor currents of
the pins indicated to be in the low state.
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Performance Curves CL = 15pF, VCC = VL = 3.3V or 5V, TA = +25°C; unless otherwise specified. VL notes apply
to the ISL32177E and ISL32277E only.
11
10
ISL3217XE
120
7
100
6
5
VCC = VL = 3.3V
-15
85
80
VOL, +125°C
RECEIVER OUTPUT CURRENT (mA)
RECEIVER OUTPUT CURRENT (mA)
VOL, +85°C
VOH, +85°C
VOH, +125°C
40
20
0
1
2
VL = 2.5V
0
3
4
5
RECEIVER OUTPUT CURRENT (mA)
RECEIVER OUTPUT CURRENT (mA)
VOL, +85°C
30
VOH, +25°C
VOL, +125°C
20
VOH, +85°C
VOH, +125°C
10
5
0.5
1.0
1.5
2.0
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 14. ISL32177E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
Submit Document Feedback
14
6
7
VOL, +85°C
VOL, +25°C
VOL, +125°C
VOH, +85°C
30
VOH, +125°C
20
10
0
VCC = 5V OR 3.3V, VL = 3.3V
0
0.5
1.0
1.5
2.0
2.5
3.0 3.3
FIGURE 13. ISL3217XE RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
VOL, +25°C
35
0
0
5
40
18
VCC = 5V OR 3.3V, VL = 2.5V
15
3
4
EN VOLTAGE (V)
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 12. ISL3217XE RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
25
2
VOH, +25°C
50
RECEIVER OUTPUT VOLTAGE (V)
40
1
FIGURE 11. VL SUPPLY CURRENT vs ENABLE PIN VOLTAGE
(ISL32X77E ONLY)
VOL, +25°C
100
0
VL = 3.3V
60
VCC = VL = 5V
60
0
110 125
FIGURE 10. SUPPLY CURRENT vs TEMPERATURE
VOH, +25°C
VL ≤ 2V
20
EN = VCC, EN = 0V
10
35
60
TEMPERATURE (°C)
120
80
40
ISL3227XE
2
-40
VL = 5V (VCC = 5V ONLY)
60
VCC = VL = 5V
3
DATA FOR ANY 1 ENABLE PIN
140
VCC = VL = 3.3V
8
4
VCC = 5V OR 3.3V
160
IL (µA)
ICC (mA)
9
180
VCC = VL = 5V
2.5
VOL, +25°C
VCC = 5V OR 3.3V, VL = 1.8V
16
VOL, +85°C
14
VOL, +125°C
12
10
VOH, +25°C
8
VOH, +85°C
6
VOH, +125°C
4
2
0
0
0.5
1.0
1.5
1.8
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 15. ISL32177E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Performance Curves CL = 15pF, VCC = VL = 3.3V or 5V, TA = +25°C; unless otherwise specified. VL notes apply
to the ISL32177E and ISL32277E only. (Continued)
9
RECEIVER OUTPUT CURRENT (mA)
70
VCC = 5V OR 3.3V, VL = 1.5V
VOL, +25°C
VOL, +85°C
8
RECEIVER OUTPUT CURRENT (mA)
10
VOL, +125°C
7
6
5
VOH, +85°C
VOH, +125°C
4
3
VOH, -40°C
2
1
0
0
0.2
0.4
0.6
0.8
1.0
1.2
VOL, +125°C
40
VOH, +85°C
30
VOH, +125°C
20
10
0
1
25
RECEIVER OUTPUT CURRENT (mA)
RECEIVER OUTPUT CURRENT (mA)
VOL, +25°C
VOL, +85°C
VOL, +125°C
VOH, +25°C
20
VOH, +85°C
VOH, +125°C
15
10
5
0
VCC = 5V OR 3.3V, VL = 3.3V
0
0.5
1.0
1.5
2.0
2.5
VCC = 5V OR 3.3V, VL = 1.8V
VOL, +85°C
VOL, +125°C
15
VOH, +25°C
VOH, +85°C
10
VOH, +125°C
5
0
0.5
RECEIVER OUTPUT CURRENT (mA)
RECEIVER OUTPUT CURRENT (mA)
6
VOL, +125°C
6
4
VOH, +85°C
VOH, +125°C
2
0
0
0.5
1.0
1.5
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 20. ISL32277E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
Submit Document Feedback
15
1.5
2.0
2.5
FIGURE 19. ISL32277E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
VOL, +85°C
VOH, +25°C
1.0
RECEIVER OUTPUT VOLTAGE (V)
VOL, +25°C
8
5
VOL, +25°C
20
0
3.0 3.3
FIGURE 18. ISL3227XE RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
11
4
VCC = 5V OR 3.3V, VL = 2.5V
RECEIVER OUTPUT VOLTAGE (V)
10
3
FIGURE 17. ISL3227XE RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
40
25
2
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 16. ISL32177E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
30
VOL, +85°C
50
RECEIVER OUTPUT VOLTAGE (V)
35
VOL, +25°C
VOH, +25°C
0
1.4 1.5
VCC = VL = 5V
60
1.8
VCC = 5V OR 3.3V, VL = 1.5V
VOL, +25°C
VOL, +85°C
5
VOL, +125°C
4
3
VOH, +125°C
2
1
VOH, +85°C
VOH, -40°C
VOH, +25°C
0
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4 1.5
RECEIVER OUTPUT VOLTAGE (V)
FIGURE 21. ISL32277E RECEIVER OUTPUT CURRENT vs
RECEIVER OUTPUT VOLTAGE
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Performance Curves CL = 15pF, VCC = VL = 3.3V or 5V, TA = +25°C; unless otherwise specified. VL notes apply
to the ISL32177E and ISL32277E only. (Continued)
20
3.5
VCC = 5V
VL = 1.5V
2.5
SKEW (ns)
16
14
VL = 1.8V
2.0
VL = 1.8V
1.5
12
1.0
VL = 2.5V
VL = 3.3V
10
8
-40
-15
10
35
VL = 2.5V
VL = 3.3V
0.5
VL = 5V
VL = 5V
60
85
110
0
-40
125
-15
10
60
85
110
125
FIGURE 23. ISL3217XE RECEIVER SKEW vs TEMPERATURE
FIGURE 22. ISL3217XE RECEIVER PROPAGATION DELAY vs
TEMPERATURE
20
35
TEMPERATURE (°C)
TEMPERATURE (°C)
3.0
VCC = 3.3V
18
VCC = 3.3V
|tPLH - tPHL|
2.5
VL = 1.5V
VL = 1.5V
16
2.0
SKEW (ns)
PROPAGATION DELAY (ns)
VCC = 5V
VL = 1.5V
3.0
18
PROPAGATION DELAY (ns)
|tPLH - tPHL|
14
VL = 1.8V
12
1.5
VL = 1.8V
1.0
VL = 2.5V
VL = 3.3V
10
VL = 3.3V
0.5
VL = 2.5V
8
-40
-15
10
35
60
85
110
0
-40
125
-15
10
TEMPERATURE (°C)
FIGURE 24. ISL3217XE RECEIVER PROPAGATION DELAY vs
TEMPERATURE
54
8
52
7
SKEW (ns)
PROPAGATION DELAY (ns)
46
44
VL = 1.8V
VL = 3.3V
40
34
-40
10
VL = 1.5V
5
4
VL = 1.8V
3
35
1
60
85
110
TEMPERATURE (°C)
FIGURE 26. ISL3227XE RECEIVER PROPAGATION DELAY vs
TEMPERATURE
Submit Document Feedback
VCC = 5V
2.5V ≤ VL ≤ VCC
VL = 5V
-15
125
2
VL = 2.5V
36
110
6
VL = 1.5V
38
85
|tPLH - tPHL|
50
42
60
FIGURE 25. ISL3217XE RECEIVER SKEW vs TEMPERATURE
VCC = 5V
48
35
TEMPERATURE (°C)
16
125
0
-40
-15
10
35
60
85
110
125
TEMPERATURE (°C)
FIGURE 27. ISL3227XE RECEIVER SKEW vs TEMPERATURE
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Performance Curves CL = 15pF, VCC = VL = 3.3V or 5V, TA = +25°C; unless otherwise specified. VL notes apply
to the ISL32177E and ISL32277E only. (Continued)
57
7
VCC = 3.3V
VCC = 3.3V
|tPLH - tPHL|
6
PROPAGATION DELAY (ns)
52
VL = 1.5V
5
VL = 1.5V
42
37
32
-40
SKEW (ns)
47
VL = 1.8V
4
VL = 1.8V
3
VL = 2.5V
VL = 3.3V
VL = 2.5V
1
-15
10
35
60
85
110
0
-40
125
-15
TEMPERATURE (°C)
RECEIVER INPUT (V)
0
A-B
VCC = 5V, CL = 6pF
VCC = 3.3V, CL = 15pF
VL = 3.3V
VL = 2.5V
VL = 1.8V
2
1
VL = 1.6V
0
TIME (4ns/DIV)
FIGURE 32. ISL32177E RECEIVER WAVEFORMS
Submit Document Feedback
17
RECEIVER INPUT (V)
A-B
3
125
0
-1
A-B
VCC = 5V
5
4
3
VCC = 3.3V
2
1
0
FIGURE 31. ISL3227XE RECEIVER WAVEFORMS
RECEIVER OUTPUT (V)
RECEIVER INPUT (V)
RECEIVER OUTPUT (V)
VCC = 5V
0
4
110
TIME (20ns/DIV)
1
-1
85
20Mbps
FIGURE 30. ISL3217XE RECEIVER WAVEFORMS
CL = 6pF
60
1
TIME (4ns/DIV)
80Mbps
35
FIGURE 29. ISL3227XE RECEIVER SKEW vs TEMPERATURE
RECEIVER OUTPUT (V)
RECEIVER INPUT (V)
RECEIVER OUTPUT (V)
80Mbps
1
5
4
3
2
1
0
10
TEMPERATURE (°C)
FIGURE 28. ISL3227XE RECEIVER PROPAGATION DELAY vs
TEMPERATURE
-1
VL = 3.3V
2
80Mbps
VCC = 3.3V
1
0
-1
2.5
2.0
A-B
VL = 2.5V
VL = 1.8V
1.5
1.0
0.5
VL = 1.6V
0
TIME (4ns/DIV)
FIGURE 33. ISL32177E RECEIVER WAVEFORMS
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Typical Performance Curves CL = 15pF, VCC = VL = 3.3V or 5V, TA = +25°C; unless otherwise specified. VL notes apply
RECEIVER OUTPUT (V)
RECEIVER INPUT (V)
to the ISL32177E and ISL32277E only. (Continued)
20Mbps
VCC = 5V OR 3.3V
1
SUBSTRATE AND QFN THERMAL PAD POTENTIAL
(POWERED UP):
0
A-B
-1
Die Characteristics
GND
PROCESS:
Si Gate BiCMOS
VL = 2.5V
2.5
VL = 1.8V
2.0
1.5
VL = 1.6V
1.0
0.5
VL = 1.4V
0
TIME (20ns/DIV)
FIGURE 34. ISL32277E RECEIVER WAVEFORMS
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that
you have the latest revision.
DATE
REVISION
CHANGE
April 25, 2016
FN7529.4
On page 1, under "Features", updated fourth bullet to "Low Part-to-Part Propagation Delay Tolerance
(ISL3217XE) from ±4ns to 8ns (max)".
Electrical spec table on page 8, change Receiver Short-circuit Current, 80Mbps Versions from +/-155mA max
to +/-165mA max.
On page 9, bottom table (3217x 80Mbps specs), change Receiver Input to Output Delay Min from 7ns to 6ns.
March 3, 2016
FN7529.3
Updated Ordering Information table on page 4.
July 27, 2015
FN7529.2
Updated entire datasheet applying Intersil’s new standards.
Updated Table 1 on page 2 by adding “No longer available or supported” statement to applicable base part.
Updated the Ordering Information table on page 4 by adding “No longer available or supported” statement to
applicable FG and removing ISL32275EFBZ and ISL32275EIVZ part numbers.
Added Revision History and About Intersil sections.
About Intersil
Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products
address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
Submit Document Feedback
18
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Small Outline Plastic Packages (SOIC)
M16.15 (JEDEC MS-012-AC ISSUE C)
N
INDEX
AREA
H
0.25(0.010) M
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
B M
INCHES
E
SYMBOL
-B1
2
3
L
SEATING PLANE
-A-
A
D
h x 45°
-CA1
B
0.25(0.010) M
C
0.10(0.004)
C A M
B S
MAX
NOTES
0.0532
0.0688
1.35
1.75
-
0.0040
0.0098
0.10
0.25
-
B
0.013
0.020
0.33
0.51
9
C
0.0075
0.0098
0.19
0.25
-
D
0.3859
0.3937
9.80
10.00
3
E
0.1497
0.1574
3.80
4.00
4
0.050 BSC
1.27 BSC
-
H
0.2284
0.2440
5.80
6.20
-
h
0.0099
0.0196
0.25
0.50
5
L
0.016
0.050
0.40
1.27
6
8°
0°

1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
MIN
A
N
NOTES:
MILLIMETERS
MAX
A1
e

e
MIN
16
0°
16
7
8°
Rev. 1 6/05
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Interlead
flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above
the seating plane, shall not exceed a maximum value of 0.61mm (0.024
inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not
necessarily exact.
Submit Document Feedback
19
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Package Outline Drawing
L24.4x4C
24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 2, 10/06
4.00
4X 2.5
A
20X 0.50
B
PIN 1
INDEX AREA
PIN #1 CORNER
(C 0 . 25)
24
19
1
18
4.00
2 . 50 ± 0 . 15
13
0.15
(4X)
12
7
0.10 M C A B
0 . 07
24X 0 . 23 +- 0
. 05 4
24X 0 . 4 ± 0 . 1
TOP VIEW
BOTTOM VIEW
SEE DETAIL "X"
0.10 C
C
0 . 90 ± 0 . 1
BASE PLANE
( 3 . 8 TYP )
SEATING PLANE
0.08 C
SIDE VIEW
(
2 . 50 )
( 20X 0 . 5 )
C
0 . 2 REF
5
( 24X 0 . 25 )
0 . 00 MIN.
0 . 05 MAX.
( 24X 0 . 6 )
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 indentifier may be
either a mold or mark feature.
Submit Document Feedback
20
FN7529.4
April 25, 2016
ISL32173E, ISL32175E, ISL32177E, ISL32273E, ISL32275E, ISL32277E
Thin Shrink Small Outline Package Family (TSSOP)
MDP0044
0.25 M C A B
D
THIN SHRINK SMALL OUTLINE PACKAGE FAMILY
A
(N/2)+1
N
MILLIMETERS
PIN #1 I.D.
E
E1
1
(N/2)
B
0.20 C B A
2X
N/2 LEAD TIPS
TOP VIEW
0.05
e
C
SEATING
PLANE
H
SYMBOL
14 LD
16 LD 20 LD
24 LD
28 LD
TOLERANCE
A
1.20
1.20
1.20
1.20
Max
1.20
A1
0.10
0.10
0.10
0.10
0.10
±0.05
A2
0.90
0.90
0.90
0.90
0.90
±0.05
b
0.25
0.25
0.25
0.25
0.25
+0.05/-0.06
c
0.15
0.15
0.15
0.15
0.15
+0.05/-0.06
D
5.00
5.00
6.50
7.80
9.70
±0.10
E
6.40
6.40
6.40
6.40
6.40
Basic
E1
4.40
4.40
4.40
4.40
4.40
±0.10
e
0.65
0.65
0.65
0.65
0.65
Basic
L
0.60
0.60
0.60
0.60
0.60
±0.15
L1
1.00
1.00
1.00
1.00
1.00
Reference
Rev. F 2/07
0.10 M C A B
b
0.10 C
N LEADS
NOTES:
1. Dimension “D” does not include mold flash, protrusions or gate
burrs. Mold flash, protrusions or gate burrs shall not exceed
0.15mm per side.
SIDE VIEW
2. Dimension “E1” does not include interlead flash or protrusions.
Interlead flash and protrusions shall not exceed 0.25mm per side.
3. Dimensions “D” and “E1” are measured at dAtum Plane H.
SEE DETAIL “X”
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
c
END VIEW
L1
A
A2
GAUGE
PLANE
0.25
L
A1
0° - 8°
DETAIL X
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
Submit Document Feedback
21
FN7529.4
April 25, 2016
Similar pages