tb369

Evaluating the HIP6016 PWM Controller Using a
HIP6018EVAL1 Board
®
Technical Brief
July 1998
TB369
Author: Bogdan M. Duduman
Introduction
The HIP6016 and HIP6018 are both advanced PWM and
dual linear controller ICs, aimed at providing the power
control and protection for three output voltages in highperformance embedded microprocessor applications [1, 2].
Since the 1.5V GTL bus and the 2.5V system clock are
widely used voltages in Intel-based microprocessor systems,
in order to facilitate a reduced system cost as well as to
simplify the practical implementation, the HIP6016 integrates
the resistor dividers required by the HIP6018 to set the
output voltage of the two linear regulators. Additionally, the
HIP6016 is equipped with an extended DAC reference range
(1.3VDC to 3.5VDC, as opposed to HIP6018’s 1.8VDC to
3.5VDC).
Background Details
Integrating the resistor dividers on the HIP6016, as seen in
Figure 1, fixes both linear outputs. Specifically, VSEN3 is
regulated to 1.5V ±2.5% and VOUT2 is regulated to 2.5V
±2.5%. The impedance seen into the HIP6016 VSEN pins is
around 50kΩ for VSEN3 and around 60kΩ for VSEN2. The
absolute values of the internal resistors vary significantly
with temperature and process, so connecting external series
resistors on the VSEN lines in order to increase the output
voltages is not recommended. If output voltages other than
1.5V and 2.5V are required, we recommend the use of the
HIP6018.
HIP6016 Evaluation
Given the pin-to-pin compatibility to HIP6018, the HIP6016
can be evaluated in a HIP6018EVAL1 evaluation board [3]
after performing a couple of minor modifications.
Since the linear regulators’ feedback pins on HIP6018
became voltage sensing pins on HIP6016, R11 and R13
(see Figure 2 on next page) need to be shorted out in order
to provide a direct connection to the respective output
voltages for both VSEN2 and VSEN3. We recommend first
removing the resistors, then placing 0Ω, 0.1W, 0805
resistors in both locations. In the absence of 0Ω resistors,
small pieces of bare wire or solder drops can be used to
short-out both locations. Second modification is the obvious
one, namely replacing the HIP6018 with a HIP6016.
Removal of R12 and R14 is totally optional.
HIP6018
HIP6016
FB3
3.3V
+
VIN2
+
-
+
VOUT2
-
3.3V
+
-
+
1.265V
0.3V
+
GATE3
+
+
VIN2
-
0.3V
+
GATE3
-
VSEN3
VOUT2
+
+
-
+
-
1.265V
FB2
VSEN2
FIGURE 1. SELECT HIP6016 AND HIP6018 BLOCK DIAGRAM DETAILS
4-1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
Technical Brief 369
+12VIN
F1
+5VIN
+3.3VIN
15A
L1
1μH
C1-7
6x680μF
VIN2
C19
1000μF
GND
Q3
RFD3055
GATE3
VCC_VTT
FB3
C43
1000μF
R11
0
VCC
C16
1μF
1
12
20 OCSET1
7
14
15
16
R12
1K
FB2
C47
270μF
R13
0
HIP6016
11
R14
1K
1K
1K
22 LGATE1
Q2
HUF76143
18
13
R25
Q1
HUF76143
21
VOUT2
PGOOD
1000pF
R2
24 UGATE1
PHASE1
23
19
VCC_CLK
C14-15
2x1μF
C18
17
PGND
PWRGOOD
L3
3.5μH
VCC_CORE
C24-30
7x1000μF
R4
4.99K
VSEN1
R8
FB1
2.21K
C41
COMP1
C40
0.68μF
10pF
C42
R10
2.2nF
160K
R9
750K
REQUIRED REPLACEMENTS
FIGURE 2. HIP6016 EVALUATION SCHEMATIC DETAIL (MODIFIED HIP6018EVAL1)
References
For Intersil documents available on the internet, see web site
http://www.intersil.com.
[1] HIP6016 Data Sheet, Intersil Corporation, FN4566.
[2] HIP6018 Data Sheet, Intersil Corporation, FN4497.
[3] AN9805 Application Note, Intersil Corporation, “Desktop
Microprocessor Computer Power Systems Using the
HIP6018 Controller (HIP6018EVAL1)”.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
4-2