DATASHEET 8-Digit LED Microprocessor-Compatible Multiplexed Display Decoder Driver ICM7218 Features The ICM7218 series of universal LED driver systems provide, in a single package, all the circuitry necessary to interface most common microprocessors or digital systems to an LED display. Included on-chip are an 8-byte static display memory, two types of 7-segment decoders, multiplex scan circuitry, and high current digit and segment drivers for either common cathode or common anode displays. • Microprocessor compatible The lCM7218A and 1CM7218B feature two control lines (WRITE and MODE) which write either 4 bits of control information (DATA COMING, SHUTDOWN, DECODE and HEXA/CODE B) or 8 bits of display input data. Display data is automatically sequenced into the 8-byte internal memory on successive positive going WRITE pulses. Data may be displayed either directly or decoded in Hexadecimal or Code B formats. • Output drive suitable for LED displays directly The ICM7218C and lCM7218D feature two control lines (WRITE and HEXA/CODE B/SHUTDOWN), 4 separate display data input lines, and 3 digit address lines. Display data is written into the internal memory by setting up a digit address and strobing the WRITE line low. Only Hexadecimal and Code B formats are available for display outputs. • Sequential and random access versions • Total circuit integration on-chip includes: - Digit and segment drivers - All multiplex scan circuitry - 8-Byte static display memory - 7-Segment Hexadecimal and Code B decoders • Common anode and common cathode versions • Single 5V supply required • Data retention to 2V Supply • Shutdown feature - turns off display and puts chip into low power dissipation mode • Decimal point drive on each digit Related Literature • Technical Brief TB363, “Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)” ICM7218C COMMON ANODE ICM7218D COMMON CATHODE ID0-ID3 HEXADECIMAL/ ID7 DA0-DA2 CODE B/ DIGIT DATA SHUTDOWN ADDRESS INPUT WRITE 1 5 1 3 ICM7218A COMMON ANODE ICM7218B COMMON CATHODE ID0-ID7 INPUT DATA 8 8 ID4-ID7 MODE WRITE CONTROL INPUTS 1 1 4 DECODE 1 1 WRITE ADDRESS COUNTER 8 7 8 HEXADECIMAL/ 7 CODE B DECODER READ ADRESS, DIGIT MULTIPLEXER 1 SHUTDOWN WRITE ADDRESS DECODER 1 8 8-BYTE STATIC RAM 1 4 8 8 READ ADRESS MULTIPLEXER 4 3 MULTIPLEX OSCILLATOR 7 HEXADECIMAL/ CODE B DECODER 5 1 MULTIPLEX OSCILLATOR 1 DECODE/ NO-DECODE 7 THREE LEVEL INPUT LOGIC 1 1 8 8-BYTE STATIC RAM SHUTDOWN CONTROL LOGIC HEXA/CODE B 8 DECIMAL POINT 8-SEGMENT DRIVERS 1 8 8-DIGIT DRIVERS INTERDIGIT BLANKING 7 DECIMAL POINT 8-SEGMENT DRIVERS 1 INTERDIGIT BLANKING 8-DIGIT DRIVERS FIGURE 1. FUNCTIONAL DIAGRAMS May 17, 2016 FN3159.4 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2001, 2007, 2015, 2016. All Rights Reserved Intersil (and design) and XDCP are trademarks owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. ICM7218 Ordering Information PART NUMBER PART MARKING TEMP. RANGE (°C) DISPLAY TYPE PACKAGE PKG. DWG. # ICM7218AIJI ICM7218AIJI Common Anode -40 to +85 28 Ld CERDIP F28.6 ICM7218AIJIR5254 (Note) ICM7218AIJI R5254 Common Anode -40 to +85 28 Ld CERDIP F28.6 ICM7218BIJI ICM7218BIJI Common Cathode -40 to +85 28 Ld CERDIP F28.6 ICM7218BIJIR5254 (Note) ICM7218BIJI R5254 Common Cathode -40 to +85 28 Ld CERDIP F28.6 ICM7218CIJI ICM7218CIJI Common Anode -40 to +85 28 Ld CERDIP F28.6 ICM7218CIJIR5254 (Note) ICM7218CIJI R5254 Common Anode -40 to +85 28 Ld CERDIP F28.6 ICM7218DIJI ICM7218DIJI Common Cathode -40 to +85 28 Ld CERDIP F28.6 ICM7218DIJIR5254 (Note) (No longer available, recommended replacement: ICM7218DIJI) ICM7218DIJI R5254 Common Cathode -40 to +85 28 Ld CERDIP F28.6 NOTE: These Intersil Pb-free hermetic packaged products employ a 100% matte tin plate plus anneal (e3) termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Ceramic dual in-line packaged products (CerDIPs) do contain lead (Pb) in the seal glass and die attach glass materials. However, lead in the glass materials of electronic components are currently exempted per the RoHS directive. Therefore, ceramic dual inline packages with Pb-free termination finish are considered to be RoHS compliant. Pin Configurations ICM7218A (28 LD CERDIP) TOP VIEW ICM7218B (28 LD CERDIP) TOP VIEW SEG c 1 28 VSS DIGIT 4 1 28 VSS SEG e 2 27 SEG a DIGIT 6 2 27 DIGIT 7 SEG b 3 26 SEG g DIGIT 3 3 26 DIGIT 5 D.P. 4 25 SEG d DIGIT 1 4 25 DIGIT 2 ID6 (HEXA/CODEB) 5 24 SEG f ID6 (HEXA/CODEB) 5 24 DIGIT 8 ID5 (DECODE) 6 23 DIGIT 3 ID5 (DECODE) 6 23 SEG g ID7 (DATA COMING) 7 22 DIGIT 6 ID7 (DATA COMING) 7 22 SEG f WRITE 8 21 DIGIT 7 WRITE 8 21 SEG e MODE 9 20 DIGIT 4 MODE 9 20 SEG c 19 VDD ID4 (SHUTDOWN) 10 ID4 (SHUTDOWN) 10 19 VDD ID1 11 18 DIGIT 8 ID1 11 18 SEG d ID0 12 17 DIGIT 5 ID0 12 17 SEG b ID2 13 16 DIGIT 2 ID2 13 16 SEG a ID3 14 15 DIGIT 1 ID3 14 15 D.P. Submit Document Feedback 2 FN3159.4 May 17, 2016 ICM7218 Pin Configurations (Continued) ICM7218C (28 LD CERDIP) TOP VIEW ICM7218D (28 LD CERDIP) TOP VIEW SEG c 1 28 VSS DIGIT 4 1 28 VSS SEG e 2 27 SEG a DIGIT 6 2 27 DIGIT 7 SEG b 3 26 SEG g DIGIT 3 3 26 DIGIT 5 D.P. 4 25 SEG d DIGIT 1 4 25 DIGIT 2 DA0 (DIGIT ADDRESS 0) 5 24 SEG f DA0 (DIGIT ADDRESS 0) 5 24 DIGIT 8 DA1 (DIGIT ADDRESS 1) 6 23 DIGIT 3 DA1 (DIGIT ADDRESS 1) 6 23 Seg g ID7 (INPUT D.P.) 7 22 DIGIT 6 ID7 (INPUT D.P.) 7 22 Seg f WRITE 8 21 DIGIT 7 WRITE 8 21 Seg e HEXA/CODE B/SHUTDOWN 9 20 DIGIT 4 HEXA/CODE B/SHUTDOWN 9 20 Seg c 19 VDD DA2 (DIGIT ADDRESS 2) 10 19 VDD DA2 (DIGIT ADDRESS 2) 10 ID1 11 18 DIGIT 8 ID1 11 18 Seg d ID0 12 17 DIGIT 5 ID0 12 17 Seg b ID2 13 16 DIGIT 2 ID2 13 16 Seg a ID3 14 15 DIGIT 1 ID3 14 15 D.P. Pin Descriptions INPUT TERMINAL LOGIC LEVEL FUNCTION ICM7218A AND ICM7218B WRITE MODE ICM7218A ICM7218B 8 8 9 9 10 High Input Not Loaded Low Input Loaded High Load Control Bits on Write Pulse Low Load Input Data on Write Pulse High Normal Operation Low Shutdown (Oscillator, Decoder and Display Disabled) No Decode ID4 (SHUTDOWN) MODE High 10 ID5 (DECODE) 6 6 High Low Decode ID6 (HEXA/CODE B) 5 5 High Hexadecimal Decoding Low Code B Decoding ID7 (DATA COMING) 7 7 High Data Coming No Data Coming Low } Control Word MODE Low 12, 11, 13, 14, 10, 6, 5, 7 12, 11, 13, 14, 10, 6, 5, 7 Display Data Inputs (Notes 2, 3) DIGIT1 - DIGIT8 15, 16, 23, 20, 17, 22, 21, 18 4, 25, 3, 1, 26, 2, 27, 24 Digit Driver Outputs for COM pin of 7 Segment SEG a, SEG b, SEG c, SEG d, SEG e, SEG f, SEG g, D.P. (Digit Point) 27, 3, 1, 25, 2, 24, 26, 4 16, 17, 20, 18, 21, 22, 23, 15 VDD 19 19 Power Supply +5V VSS 28 28 Supply Ground ICM7218C ICM7218D 8 8 ID0-ID7 Segment Driver Outputs for individual LED pins of 7 Segment ICM7218C AND ICM7218D WRITE Submit Document Feedback 3 High Input Not Loaded into Memory Low Input Loaded into Memory FN3159.4 May 17, 2016 ICM7218 Pin Descriptions (Continued) INPUT TERMINAL HEXA/CODE B/ SHUTDOWN 9 (Note 1) LOGIC LEVEL 9 (Note 1) High Floating Low DA0 - DA2 ID0 - ID3 FUNCTION Hexadecimal Decoding Code B Decoding Shutdown (Oscillator, Decoder and Display Disabled) 10, 6, 5 10, 6, 5 Digit Address Inputs 14, 13, 11, 12 14, 13, 11, 12 Display Data Inputs ID7 (INPUT D.P.) 7 7 Decimal Point Input DIGIT1 - DIGIT8 15, 16, 23, 20, 17, 22, 21, 18 4, 25, 3, 1, 26, 2, 27, 24 SEG a, SEG b, SEG c, SEG d, SEG e, SEG f, SEG g, D.P. (Digit Point) 27, 3, 1, 25, 2, 24, 26, 4 16, 17, 20, 18, 21, 22, 23, 15 VDD 19 19 Power Supply +5V VSS 28 28 Supply Ground Digit Driver Outputs for COM pin of 7 Segment Segment Driver Outputs for individual LED pins of 7 Segment NOTES: 1. In the ICM7218C and D (random access versions) the HEXA/CODE B/SHUTDOWN input (Pin 9) has internal biasing resistors to hold it at VDD/2 when Pin 9 is open-circuited. These resistors consume power and result in a quiescent supply current (IQ) of typically 50µA. The ICM7218A and B devices do not have these biasing resistors and thus are not subject to this condition. 2. ID0-ID3 = Don’t Care when writing control data. ID4-ID6 = Don’t Care when writing Hex/Code B data. ID7 = Decimal Point data. (The display blanks on ICM7218A/B versions when writing in data). 3. In the No Decode format, “Ones” represents “on” segments for all inputs except for the Decimal Point, where “Zero” represents an “on” segment (i.e., segments are positive true, decimal point is negative true). 4. Common Anode segment drivers and Common Cathode Digit drivers have 20kΩ pull-up resistors. Submit Document Feedback 4 FN3159.4 May 17, 2016 ICM7218 Absolute Maximum Ratings Thermal Information Supply Voltage (VDD to VSS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6V Digit Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300mA Segment Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50mA Input Voltage (Any Terminal) (Note 5) . . . . . . . . . . VSS -0.3V to VDD + 0.3V JA (°C/W) JC (°C/W) Thermal Resistance (Typical, Notes 6, 7) CERDIP Package . . . . . . . . . . . . . . . . . . . . . 55 14 Maximum Storage Temperature Range . . . . . . . . . . . . . .-65°C to +150°C Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . +300°C Operating Conditions Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 5. Due to the SCR structure inherent in the CM0S process used to fabricate these devices, connecting any terminal to a voltage greater than VDD or less than VSS may cause destructive device latch-up. For this reason it is recommended that no inputs from sources operating on a different power supply be applied to the device before its own supply is established, and when using multiple supply systems the supply to the ICM7218 should be turned on first. 6. JA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 7. For JC, the “case temp” location is the center of the ceramic on the package underside. Electrical Specifications SYMBOL VSUPPLY VDD = 5V, VSS = 0V, TA = +25°C, display diode drop = 1.7V PARAMETER Supply Voltage Range TEST CONDITIONS MIN TYP MAX UNIT Operating 4 - 6 V Power Down Mode 2 - 6 V IQ Quiescent Supply Current Shutdown (Note 1) 6 10 300 µA IDD Operating Supply Current - Outputs Open Circuit Common Anode SEGS On (Note 4) - - 2.5 mA Common Anode SEGS Off (Note 4) - - 500 µA Common Cathode SEGS On (Note 4) - - 700 µA Common Cathode SEGS Off (Note 4) - - 500 µA Common Anode VOUT = VDD -2.0V 140 200 - mA Common Cathode VOUT = VSS +1.0V 50 100 - mA Common Anode VOUT = 2V - - 100 µA Common Cathode VOUT = 5V - - 100 µA Common Anode VOUT = VSS +1.0V 20 40 - mA Common Anode VOUT = VDD -2.0V -10 -20 - mA IDIG IDLK ISEG ISLK fMUX VIH Digit Drive Current Digit Leakage Current - Shutdown Mode Peak Segment Drive Current Segment Leakage Current - Shutdown Mode Common Anode VOUT = VDD - - 100 µA Common Cathode VOUT = VSS - - 100 µA Display Scan Rate Per Digit - 250 - Hz Three Level Input (Pin 9 ICM7218C/D) Logical “1” Input Voltage Hexadecimal 4.5 - - V VIF Floating Input Code B 2.0 - 3.0 V VIL Logical “0” Input Voltage Shutdown - - 0.4 V ZIN Three Level Input Impedance (Note 1) - 100 - kΩ VIH Logical “1” Input Voltage 3.5 - - V VIL Logical “0” Input Voltage - - 0.8 V tWL Write Pulse Width (Low) 7218A, 7218B 550 400 - ns 7218C, 7218D 400 250 - ns 7218A, 7218B 150 - - ns tMH Mode Hold Time Submit Document Feedback 5 FN3159.4 May 17, 2016 ICM7218 Electrical Specifications SYMBOL VDD = 5V, VSS = 0V, TA = +25°C, display diode drop = 1.7V (Continued) PARAMETER tMS Mode Set-Up Time tDS Data Set-Up Time tDH Data Hold Time TEST CONDITIONS MIN TYP MAX UNIT 500 - - ns 500 - - ns 7218A, 7218B 50 - - ns 7218C, 7218D 125 - - ns 7218A, 7218B tAS Digital Address Set-Up Time 7218C, 7218D 500 - - ns tAH Digital Address Hold Time 7218C, 7218D 0 - - ns - 1010 - Ω ZIN Data Input Impedance 5-10pF gate capacitance FIGURE 2. MULTIPLEX TIMING (COMMON CATHODE VERSION) FIGURE 3. SEGMENT ASSIGNMENTS Submit Document Feedback 6 FN3159.4 May 17, 2016 ICM7218 Detailed Description Inter Digit Blanking DECODE Operation A blanking time of approximately 10µs occurs between digit strobes. This ensures that the segment information is correct before the next digit drive, thereby avoiding display ghosting. For the lCM7218A/B products, there are 3 input data formats possible; either direct segment and decimal point information (8 bits per digit) or two Binary formats plus decimal point information (Hexadecimal/Code B formats with 5 bits per digit). The 7-segment decoder on chip is disabled when direct segment information is to be written. In this format, the inputs directly control the outputs as follows: ID7 lD6 Output Segments: D.P. a If a higher average drive current per digit is required, it is possible to connect digit drive outputs together. For example, by paralleling pairs of digit drivers together to drive a 4 digit display, 5mA average segment drive current can be obtained. Power Dissipation Considerations TABLE 1. Input Data: Driving Larger Displays ID5 lD4 lD3 lD2 lD1 ID0 b c e g f d Here, “Ones” represent “on” segments for all inputs except the Decimal Point. For the Decimal Point “zero” represents an “on” segment. HEXAdecimal/CODE B Decoding For all products, a choice of either HEXA or Code B decoding may be made. HEXA decoding provides 7-segment numeric plus six alpha characters while Code B provides a negative sign (-), a blank (for leading zero blanking), certain useful alpha characters and all numeric formats. The four bit binary code is set up on inputs lD3-lD0, and decimal point data is set up on ID7. TABLE 2. DECIMAL 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 HEXA CODE 0 1 2 3 4 5 6 7 8 9 A B C D E F CODE B 0 1 2 3 4 5 6 7 8 9 E H L P (BLANK) - SHUTDOWN SHUTDOWN performs several functions: it puts the device into a very low dissipation mode (typically 10µA at VDD = 5V), turns off both the digit and segment drivers, and stops the multiplex scan oscillator (this is the only way the scan oscillator can be disabled). However, it is still possible to input data to the memory during shutdown - only the display output sections of the device are disabled in this mode. Powerdown In the Shutdown mode, the supply voltage may be reduced to 2V without data in memory being lost. However, data should not be written into memory if the supply voltage is less than 4V. Assuming common anode drive at VDD = 5V and all digits on with an average of 5 segments driven per digit, the average current would be approximately 200mA. Assuming a 1.8V drop across the LED display, there will be a 3.2V drop across the ICM7218. The device power dissipation will therefore be 640mW, rising to about 900mW, for all ‘8’ ‘s displayed. Caution: Position device in system such that air can flow freely to provide maximum cooling. The common cathode dissipation is approximately one-half that of the common anode dissipation. Sequential Addressing Considerations (lCM7218A/B) The control instructions are read from the input bus lines if MODE is high and WRITE low. The instructions occur on 4 lines and are DECODE/no Decode, type of Decode (if desired), SHUTDOWN/no Shutdown and DATA COMlNG/not Coming. After the control word has been written (with the Data Coming instruction), display data can be written into memory with each successive negative going WRITE pulse. After all 8-digit memory locations have been written to, additional transitions of the WRITE input are ignored until a new control word is written. It is not possible to change one individual digit without refreshing the data for all the other digits. Random Access Input Drive Considerations (ICM7218C/D) Control instructions are provided to the ICM7218C/D by a single three level input terminal (Pin 9), which operates independently of the WRITE pulse. Data can be written into memory on the lCM7218C/D by setting up a 3 bit binary code (one of eight) on the digit address inputs and applying a low level to the WRITE pin. For example, it is possible to change only digit 7 without altering the data for the other digits (See Figure 6 on page 8). Supply Capacitor A 0.1µF plus a 47µF capacitor is recommended between VDD and VSS to bypass display multiplexed noise. Output Drive The common anode output drive is approximately 200mA per digit at a 12% duty cycle. With segment peak drive current of 40mA typically, this results in 5mA average drive. The common cathode drive capability is approximately one-half that of the common anode drive. If high impedance LED displays are used, the drive current will be correspondingly less. Submit Document Feedback 7 FN3159.4 May 17, 2016 ICM7218 FIGURE 4. TIMING DIAGRAM FOR ICM7218A/B FIGURE 5. LOAD SEQUENCE ICM7218A/B 2 FIGURE 6. TIMING DIAGRAM FOR ICM7218C/D Submit Document Feedback 8 FN3159.4 May 17, 2016 ICM7218 FIGURE 7. COMMON ANODE DISPLAY FUNCTIONAL TEST CIRCUIT FIGURE 8. COMMON CATHODE DISPLAY FUNCTIONAL TEST CIRCUIT Submit Document Feedback 9 FN3159.4 May 17, 2016 ICM7218 Typical Performance Characteristics - 0 1 2 VOUT (VOLTS) Submit Document Feedback 3 10 0 1 2 VDD - VOUT (VOLTS) 3 FN3159.4 May 17, 2016 ICM7218 FIGURE 9. 8-DIGIT MICROPROCESSOR DISPLAY Application Examples 8-Digit Microprocessor Display Application Figure 9 shows a display interface using the lCM7218A/B with an 8048 family microcontroller. The 8 bit data bus (DB0/DB7-lD0/ID7) transfers control and data information to the ICM7218 display interface on successive WRITE pulses. The MODE input to the 7218 is connected to one of the I/O port pins on the microcontroller. When MODE is high, a control word is transferred. When MODE is low, data is transtered. Sequential locations in the 8-byte static memory are automatically loaded on each successive WRITE pulse. After eight WRITE pulses have occurred, further pulses are ignored until a new control word is transferred (See Figure 5 on page 8). This also allows writing to other peripheral devices without disturbing the lCM7218A/B. The display digits from both lCM7218s are interleaved to allow adjacent pairs of digits to be loaded simultaneously from a single 8 bit data bus. Decimal point information is supplied to the ICM7218s from the processor on port lines P26 and P27. No Decode Application The lCM7218 can also be used as a microprocessor based LED status panel driver. The microprocessor selected control word must include "No Decode" and "Data Coming". The processor writes "Ones" and "Zeroes" into the lCM7218 which in turn directly drives appropriate discrete LEDs. LED indicators can be red or green (8 segments x 8 digits = 64 dots/2 per red or green = 32 channels). 16-Digit Microprocessor Display In this application (see Figure 10 on page 12), both lCM7218s are addressed simultaneously with a 3 bit word, DA2-DA0. Display data from the 8048 I/O bus (DB7-D80) is transferred to both lCM7218s simultaneously. Submit Document Feedback 11 FN3159.4 May 17, 2016 ICM7218 FIGURE 10. 16-DIGIT DISPLAY Submit Document Feedback 12 FN3159.4 May 17, 2016 ICM7218 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision. DATE REVISION CHANGE May 17, 2016 FN3159.4 Applied Intersil standards throughout datasheet. Updated Note in the Ordering information table. Updated Pin Configuration names on bottom two pin configurations. Updated Pin Descriptions table on page 3. Added Note 7 on page 5. September 15, 2015 FN3159.3 Updated Ordering Information Table on page 2. Added Revision History and About Intersil sections. About Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask. Reliability reports are also available from our website at www.intersil.com/support Submit Document Feedback 13 FN3159.4 May 17, 2016 ICM7218 Ceramic Dual-In-Line Frit Seal Packages (CERDIP) F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURATION A) 28 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE LEAD FINISH c1 -D- -A- BASE METAL (c) E M -Bbbb S C A-B S Q -C- SEATING PLANE S1 b ccc M C A-B S - 0.232 - 5.92 - 0.026 0.36 0.66 2 b1 0.014 0.023 0.36 0.58 3 b2 0.045 0.065 1.14 1.65 - b3 0.023 0.045 0.58 1.14 4 c 0.008 0.018 0.20 0.46 2 c1 0.008 0.015 0.20 0.38 3 D - 1.490 - 37.85 5 E 0.500 0.610 12.70 15.49 5 eA/2 c aaa M C A - B S D S D S NOTES 0.014 eA e MAX b A A b2 MIN A A L MILLIMETERS MAX M (b) D BASE PLANE MIN b1 SECTION A-A D S INCHES SYMBOL NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark. e 0.100 BSC 2.54 BSC - eA 0.600 BSC 15.24 BSC - eA/2 0.300 BSC 7.62 BSC - L 0.125 0.200 3.18 5.08 - Q 0.015 0.060 0.38 1.52 6 S1 0.005 - 0.13 - 7 a 90o 105o 90o 105o - 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. aaa - 0.015 - 0.38 - 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. bbb - 0.030 - 0.76 - ccc - 0.010 - 0.25 - M - 0.0015 - 0.038 2, 3 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. N 28 5. This dimension allows for off-center lid, meniscus, and glass overrun. 28 8 Rev. 0 4/94 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com Submit Document Feedback 14 FN3159.4 May 17, 2016