Download Databrief

STEVAL-IHP007V1
Power line communication module for street lighting
Data brief
Description
The STEVAL-IHP007V1 evaluation board is a
power line communication module which is an
addition to the STEVAL-ILH006V3 and STEVALILH007V1 HID ballast module. Providing features
to manage street lighting network architecture,
the module is designed to work in the CENELEC
A-B-D bands. The module is based on an
STM32F103CBT7 ARM Cortex-M3
microcontroller and an ST7580 PSK narrow band
power line modem with up to 28.8 kbps data rate.
The assembled MCU can be easily replaced with
an equivalent 48-pin MCU from the STM32F0,
STM32F2, STM32F3 families with just a few
assembly changes. The module is designed to
work with the STEVAL-ILH006V3 and STEVALILH007V1 module, but can be associated with
other lighting driver boards with a standard serial
communication port.
Features







SM6T15CA: Transil 600 W TVS diode
SMAJ5.0CA-TR: Transil 400 W TVS diode
ST7580: FSK, PSK multi-mode power line
networking system-on-chip
STM32F103CBT7: STM32 ARM-based 32bit MCU
STPS1L30: low drop power Schottky rectifier
1 A, 30 V, 0.3 V
STTH1L06A: Turbo 2 ultrafast high voltage
rectifier
RoHS compliant
January 2016
DocID027065 Rev 3
For further information contact your local STMicroelectronics sales
office
1/8
www.st.com
Schematic diagram
1
STEVAL-IHP007V1
Schematic diagram
Figure 1: STEVAL-IHP007V1 circuit schematic (1 of 5)
2/8
DocID027065 Rev 3
STEVAL-IHP007V1
Schematic diagram
Figure 2: STEVAL-IHP007V1 circuit schematic (2 of 5)
LD2
R39
R40
VDDI O
560 R
060 3
560 R
060 3
PLM_ GPIO6
PLM_ GPIO7
18
19
20
39
40
41
42
43
PL M_ GPIO4
PL M_ GPIO5
PL_RX_ON
PL_TX_ON
SPI_NSS
SPI_SCK
SPI_MISO
SPI_MOS I
45
46
21
22
25
26
27
28
FOX S DLF/ 080 -20
5
6
330 R
040 2
C5
22 p 50 V
040 2
X2
C9
22 p 50 V
040 2
R11
1M
040 2
1
BT1
24
36
48
9
VBA T
CR2 032 /1HF
VDDI O
L3
VDD A
VDDI O
BLM1 8AG102 SN1D
060 3
Host Controller
R14
10 K
040 2
U1
HS MF- C155
LED_RED
LEDS MD
LED_GREEN
BOOT 1
JTAG_TD O
JTAG_TR ST
R5
PLC_RESE TN
VDDI O
PA0-WK UP
PA1
PA2
PA3
PA4
PA5
PA6
PA7
P B0
P B1
P B2/BOOT 1
P B3/JTDO
P B4/JNTRS T
P B5
PB6
PB7
P B8
PB9
PB10
PB11
PB12
PB13
PB14
PB15
PA8
PA9
PA10
PA11
PA12
PA13/JT MS /SW DIO
PA14/JT CK /SWCLK
PA15/JTDI
OS C_IN/P D0
P C13/TAMP ER_RTC
OS C_OUT/ PD1
PC14/OSC32_ IN
PC15 /OSC32_OU T
VBA T
BOOT 0
NRST
VDD_ 1
VDD_ 2
VDD_ 3
VDD A
VSS_1
VSS_2
VSS_3
VSSA
10
11
12
13
14
15
16
17
T_REQ
PLC_RXD
PLC_TXD
PLM_ GPIO0
PLM_ GPIO1
PLM_ GPIO2
PLM_ GPIO3
29
30
31
32
33
34
37
38
8 MHZ _ MC O
US ART_ TX
US ART_ RX
STM3 2_US B_DM
STM3 2_US B_DP
JTAG_TMS
JTAG_TC K
JTAG_TDI
2
3
4
OS C32_ IN
OS C32 _OUT
44
7
BOOT 0
RESET_uP
23
35
47
8
(uP Tx)
(uP Rx )
C3
10 p 50 V
X1 040 2
MC- 306
C6
R12
10 p 50 V
040 2
VDDI O
R13
10 K
040 2
10K
040 2
C13
100n 16 V
040 2
IC-STM3 2F10 3 CBT 7
C14
10u 16 V
080 5
C15
100n 16 V
040 2
VDDI O
C23
10u 16 V
080 5
C37
100n 16 V
040 2
C38
100n 16 V
040 2
C39
100n 16 V
040 2
GSPG2110141050SG
Figure 3: STEVAL-IHP007V1 circuit schematic (3 of 5)
TP1
ZC_IN
VCC_ A
R18
D1
L
1
VCC_ A
33 K
120 6
R19
22 K
040 2
4
C29
U3
1
3
ZC_IN
2
R22
100 K
080 5
HCP L-181 -000 E
R30
33K
040 2
100n 16 V
040 2
R32
10 M
040 2
Q2
BC8 47
SOT23
GND_ A
STTH 1L06A
DO- 214 AC
R25
R26
33K
120 6
33K
120 6
N
Isolated ZeroCrossing
GND_ A
GSPG2110141055SG
DocID027065 Rev 3
3/8
Schematic diagram
STEVAL-IHP007V1
Figure 4: STEVAL-IHP007V1 circuit schematic (4 of 5)
C25
100 p 25V
040 2
C26
27p 50V
040 2
VCC
C28
TP2
TX_OUT
1
R24
47K
0402
C31
R27
TX_OUT
1K5
100n 16V
040 2
R33
0402
47K
0402
R20
100n 16V
0402
C27
VCC
0402
4.7p 50V
R21
33K
040 2
10K
040 2
VCC
R23
24K
0402
D2
STPS1L30A
DO-214AC(S MA)
C3 0
10u 50V
1210
R31
24K
0402
D3
STPS1L30A
DO-214AC(S MA)
PA_INR2 8
5 K1
C33
1n 50 V
0402
R29
040 2
22K
040 2
PA
PA_IN+
PA_OUT
C3 4
100 p 25 V
040 2
COM M
ZT1
8
1
RX_IN
C35
10n 50V
0603
C32
L4
L
220nX2 250Va c
18x8x16
D4
S M 6T15 C A
SMB
N
10u 2. 0 A
R3 4
150 R
0603
TP3
1:1 1
5
4
T60403-K5024-X044
RX_IN
J2
L5
100u 350 mA
SM D
Power Line Coupling Section
C36
18n 50 V
0603
D5
S MAJ5.0 CA
DO214
COMM
L
N
5
4
3
2
1
90121- 076 5
GSPG2110141100SG
Figure 5: STEVAL-IHP007V1 circuit schematic (5 of 5)
JTAG Interface
8
7
6
5
VDDIO
RP3
4 x 10K
CAT16-J4
1
2
3
4
J1
JTAG_TRST
JTAG_TDI
JTAG_TMS
JTAG_TCK
JTAG_TDO
RESET_uP
R7
10K
0402
GSPG2110141105SG
4/8
DocID027065 Rev 3
1
2
3
4
5
6
7
8
90120-0768
STEVAL-IHP007V1
2
STEVAL-IHP007V1 firmware section
STEVAL-IHP007V1 firmware section
Figure 6: Firmware architectures
GSPG2110141030SG
DocID027065 Rev 3
5/8
STEVAL-IHP007V1 firmware section
STEVAL-IHP007V1
Figure 7: Data link architectures
GSPG2110141035SG
Figure 8: Application architectures
GSPS2110141040SG
6/8
DocID027065 Rev 3
STEVAL-IHP007V1
3
Revision history
Revision history
Table 1: Document revision history
Date
Rev
Changes
09-Feb-2015
1
First release.
23-Jul-2015
2
Description has been updated.
07-Jan-2016
3
Updated board photo on the cover page.
DocID027065 Rev 3
7/8
STEVAL-IHP007V1
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST
products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the
design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2016 STMicroelectronics – All rights reserved
8/8
DocID027065 Rev 3
Similar pages