### AN119

```AN119: Calculating Settling
Many of the Silicon Labs EFM8 and C8051 devices feature an
These ADCs use a sample capacitor that is charged to the voltage of the input signal
and used by the SAR logic to perform its data conversion. Due to the ADC’s sample
capacitance, input impedance, and the external input circuitry, there will be a settling
time required for the sample capacitor to assume the measured input signal voltage.
This application note describes a method for calculating the required settling time for
good ADC measurements and methods to achieve settling time requirements.
t=0
+
–
for
KEY POINTS
• The application must allot for settling time
for both the on-chip ADC circuitry and the
off-chip input circuitry (e.g., anti-alias filter).
• The minimum settling time for the ADC
input circuitry is 1.5 µs.
• A Thevenin equivalent of the input circuitry
is used to estimate the required settling
time for the desired accuracy.
VC
R
VIN
Time
C
+
–
VC
Verror
t
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3
AN119: Calculating Settling Time for Switched Capacitor ADCs
Equivalent Circuit
1. Equivalent Circuit
In order to calculate the estimated settling time, we present an equivalent circuit that approximates the impedance and capacitance of
the ADC tracking circuit (i.e., the analog multiplexer, transmission gates, parasitic capacitance, sample capacitance, etc.). An equivalent circuit that approximates these parameters in lumped elements is shown in the figure below. The input signal will typically be filtered through some external input circuitry as determined by the system designer. Most often this will include an anti-alias filter connected to the input pin of the device. The analog multiplexer routes the input signal from the input pin to the ADC. As a conservative estimate, the impedance and capacitance is equivalent to a 5 kΩ resistor and 10 pF capacitor in series. Note this is a simplified representation of the ADC circuit in tracking mode.
EFM8 or C8051 8-bit MCU
input signal
input
pin
analog
multiplexer
External Input Circuitry
(e.g., anti-alias filter)
5k
SAR Logic
10 pF
Figure 1.1. Equivalent ADC Circuit for Estimating Settling Time
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 1
AN119: Calculating Settling Time for Switched Capacitor ADCs
Equivalent Circuit
1.1 Differential Ended Measurement
The figure below illustrates the equivalent tracking mode approximation in a single-ended measurement with respect to ground. This is
a good approximation for many types of measurements using the ADC. The time constant of the Thevenin equivalent will be the product of the resistance and capacitance shown. However, many Silicon Labs ADCs also have the ability to make differential measurements. In this case, the equivalent circuit is different as shown in the figure below. To observe how this affects settling time, we calculate the new time constant. The time constant of the new equivalent circuit is the same as in a single-ended measurement. This circuit
will have a different resistance and capacitance, but the product will be the same and thus the settling time will be the same:
differential = 2 × R ×
C
= R × C = τsingle
2
R
2R
C
Input Signal
Voltage
Input Signal
Voltage
C/2
R
Both inputs have the
same impedance (R) and
capacitance(C)
C
Time constant is the same
value as R*C in original
Single-Ended Circuit
Thevenin Equivalent Circuit
Figure 1.2. Differential Measurement Time Constant
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 2
AN119: Calculating Settling Time for Switched Capacitor ADCs
Determining Settling Time
2. Determining Settling Time
The settling time required for a given application is determined by the ADC input circuit, external circuitry (e.g., anti-alias filter), and the
ADC settling time specification. If proper settling requirements are not met, then the ADC may not meet the specifications posted in the
data sheet. One must consider the settling time of the ADC input circuit, external circuitry, and the minimum required by the ADC specification in order to calculate settling time requirements. We design to the most restrictive requirement.
2.1 Minimum Settling Time Specification
Silicon Lab’s ADC specification requires a 1.5 µs tracking time. Even though Figure 1.1 Equivalent ADC Circuit for Estimating Settling
Time on page 1 presents an equivalent circuit for settling time estimation, the actual ADC peripheral has numerous components that
affect settling time such as switched capacitors, transmission gates, etc. Thus, the minimum specified settling time is 1.5 µs. If the calculated settling time using the equivalent circuit in Figure 1.1 Equivalent ADC Circuit for Estimating Settling Time on page 1 or the external circuit is greater than 1.5 µs, then the settling time will be dictated by external components.
2.2 Settling Time of the ADC Input Circuit
Because the equivalent input tracking circuit of the ADC is an RC circuit, we will calculate settling time in terms of time constants. It is
useful to specify settling time as the number of time constants it will take for an accuracy specified as a fraction of the least significant
bit (LSB):
V REF
LSB =
2N
To calculate the time (t) required for the sample capacitor voltage to settle to within one-fourth of an LSB of the input voltage, we derive
an equation for the calculation:
V(t) = V in
× (1 – e )
–t
τ
In this equation, Vin is the input voltage at the input pin of the device and the time constant is τ = RC. Solving for t in terms of the
number of time constants, τ, we obtain the result:
(
t = –ln 1 –
)
V(t)
×τ
V in
To calculate the voltage to be within 1/4 LSB of the input voltage, assuming a full-scale step input (Vin = VREF):
V(t) 1
4
LSB
(
= V REF × 1 –
1
2N × 4
)
Substituting and again assuming a full-scale step input (Vin = VREF), we obtain the following result:
t = –ln
(
1
2
N
×4
)
×τ
In this equation, N is the number of ADC bits. Assuming a 12-bit ADC, this equation becomes:
t = –ln
( 40961 × 4 ) × τ = ln(4096 × 4) × τ = 9.7 × τ
Note that this equation is for a 12-bit ADC, where a 1/4 LSB accuracy is desired. If we are using an 8-bit ADC and also want 1/8 LSB
accuracy, then this equation becomes:
t = ln(256 × 8) × τ = 7.6 × τ
As shown in Figure 1.1 Equivalent ADC Circuit for Estimating Settling Time on page 1, we estimate the impedance and capacitance to
be R = 5 kΩ and C = 10 pF. Substituting the values of R and C, τ = 50 ns. Thus, the settling time for the 12-bit ADC and 1/4 LSB
accuracy is about 500 ns, and the 8-bit ADC with 1/8 LSB accuracy is 380 ns. However, the ADC specification for minimum settling
time is 1.5 µs, which is more restrictive in both cases.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 3
AN119: Calculating Settling Time for Switched Capacitor ADCs
Determining Settling Time
2.3 External Circuit Settling Time
When the external circuitry is connected to the analog input pin, the settling time may be affected. Such circuitry typically includes an
anti-aliasing filter used to remove higher frequency noise that will alias or fold into the signal band of interest. There are many different
filter designs, and all will affect input impedance and have a settling time associated with them. The external circuit’s capacitance and
output impedance will affect the settling time. The design of anti-alias filters should be designed to drive the approximately 10 pF in the
ADC input circuit. Such effects must be considered when calculating settling time of the ADC measurement. If the input filter settling
time is extremely long, then this settling time will dictate the settling time of the system.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 4
AN119: Calculating Settling Time for Switched Capacitor ADCs
Determining Settling Time
2.4 External Circuit Examples
Passive RC Anti-Aliasing Filter
These low-pass filters use passive components (resistors and capacitors). A single-pole passive filter will have a higher impedance and
longer settling time. However, if the filter’s capacitor is an order of magnitude higher than the sample capacitor, the filter capacitor will
charge the sample capacitor quickly. Thus, once the filter settle time is satisfied, the application then switches to that input, and the filter
capacitor can charge the sample capacitor within the internal ADC circuit specification time (1.5 µs).
analog
input pin
Rfilter
Rsample
Input
Cfilter
Csample
If Cfilter >> Csample,
time const. is dominated by
RsampleCsample
Figure 2.1. Passive Anti-Aliasing Filter
Active Anti-Aliasing Filter
These filters utilize operational amplifiers (op-amps) in combination with resistors and capacitors to implement low-pass filters. These
filters form good buffer stages as they have higher input impedance and lower output impedance. Op-amps may introduce some noise.
Refer to the manufacturer’s data sheet for such information when considering design of filters with op-amps.
C2
R2
R1
analog
input pin
–
Rsample
op-amp
Vin
+
Csample
time const. = R2C2
Figure 2.2. Active Anti-Alias Filter
Measurement Transducer Circuit
Transducers provide a measurement voltage that is proportional to a measured parameter (e.g., pressure or weight). Such devices are
typically high impedance circuits represented by a voltage source and a large resistance. In this case, the settling time is dictated by the
transducer’s impedance.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 5
AN119: Calculating Settling Time for Switched Capacitor ADCs
Determining Settling Time
Rtrans
Rsample
Csample
transducer
voltage
Time Const. = (Rtrans + Rsample)Csample
Figure 2.3. Transducer Circuit Equivalent
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 6
AN119: Calculating Settling Time for Switched Capacitor ADCs
Methods For Satisfying Settling Time Specification
3. Methods For Satisfying Settling Time Specification
There are various methods for handling settling time requirements of both the tracking circuit and external circuitry. The best way to
avoid settling time errors will depend on the specific application.
3.1 Low-Power Tracking Mode
Low-power or delayed tracking mode is a useful method to ensure the minimum settling time requirement is satisfied. When a conversion is initiated while in this tracking mode, the device automatically tracks for a number of SAR clock cycles before performing the data
conversion. This tracking time is calculated to meet the minimum input tracking time of the ADC. The tracking mode timing diagrams in
Figure 3.1 Low Power or Delayed Tracking Timing Diagram with External Conversion Start on page 7 and Figure 3.2 Low Power or
Delayed Tracking Timing Diagram with Internal Conversion Start on page 7 show the tracking and conversion timing with respect to
the SAR clock and trigger source that initiates the track/convert process.
CNVSTR
1 2 3 4 5 6 7 8 9 10 11 12 13 14
SAR Clocks
Delayed tracking mode
Low Power
or Convert
Normal tracking mode
Track
Track or Convert
Convert
Low Power
Mode
Convert
Track
Figure 3.1. Low Power or Delayed Tracking Timing Diagram with External Conversion Start
Timer Overflow
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
SAR
Clocks
Delayed tracking mode
Low Power
or Convert
Convert
Low Power Mode
1 2 3 4 5 6 7 8 9 10 11 12 13 14
SAR
Clocks
Normal tracking mode
Track
Track or
Convert
Convert
Track
Figure 3.2. Low Power or Delayed Tracking Timing Diagram with Internal Conversion Start
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 7
AN119: Calculating Settling Time for Switched Capacitor ADCs
Methods For Satisfying Settling Time Specification
3.2 Manually Controlling Settling Time
Once the AMUX is set to sample an input pin, the tracking circuit will begin to charge the sample capacitor. The external input circuit
should be designed to drive 10 pF in the tracking circuit, ideally within the minimum 1.5 µs settling time. If low power or delayed tracking
mode is not used, the ADC will track the input continuously and a start of conversion signal will initiate an immediate data conversion.
The user must calculate proper settling time and initiate a conversion via an internal signal (i.e., a Timer) or an external signal
(CNVSTR).
Many applications will use the ADC to measure parameters from several sources by switching the ADC input analog multiplexer. This is
a useful technique, but the settling time specifications must be considered when switching the analog multiplexer settings (i.e., changing the input to the ADC). Each time the application software switches from one ADC input to another, there must be at least 1.5 µs of
settling time prior to initiating an ADC conversion.
Note: Switching the input channel and initiating a data conversion without waiting for the appropriate settling time can give the appearance of sampling the previous input channel. This is because the sampling capacitor will still hold approximately the same charge from
the last data conversion.
We recommend placing the ADC in low power tracking mode and initiating ADC conversions after the AMUX settings have been
switched. In this way, the ADC will track for some SAR clock cycles before an ADC conversion but after the ADC input was changed by
the analog multiplexer.
3.4 Low Power Applications
If the designer wishes to use a power saving mode (e.g., Idle mode), it is recommended that low power or delayed tracking mode be
used to ensure the minimum settling time requirement is met upon waking the device. The MCU is placed in a power saving mode
between samples. After an ADC data conversion is complete, the device is placed back into Normal mode, and the ADC sample is
processed and stored. If the application polls the ADBUSY bit, then the MCU will have to be in Normal mode during the data conversion, as well. The ADC will then track for some SAR clock cycles and then perform the data conversion. After the sample is processed,
the device can then be placed back into a power saving mode. Thus, low power tracking can be used to ensure the minimum settling
time requirements are satisfied when using the ADC in low power applications (i.e., waking the device from Idle mode only for sample
processing).
Data Conversion
Sample Process
and Store
MCU Power Saving Mode
IDLE MODE
NORMAL MODE
IDLE MODE
MCU
Mode
Track
Track
...
3
SAR
clocks
16 SAR Clocks
ADC waiting for next sample request
3
SAR
clocks
Start of Conversion
Signal (e.g. Timer 2 overflow)
Figure 3.3. Delayed Tracking Mode used with Power Saving Mode
Additionally, settling time of the external circuitry can be satisfied while the device is in a power saving mode. For example, the input
signal can be allowed to settle in an anti-aliasing filter while in a power saving mode. Once this settling time has passed, the signal to
wake the device and initiate a track and conversion is sent such that the device is in lower power mode for as long as possible, and the
1.5 µs settling time specification will be met with the external circuit settling time already satisfied.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 8
AN119: Calculating Settling Time for Switched Capacitor ADCs
Methods For Satisfying Settling Time Specification
3.5 Temperature Sensor
The internal temperature sensor on some devices can require additional settling time. If the temperature sensor measurement doesn't
match expectations, it is recommended to increase the time between conversions until the temperature sensor measurement is as expected. Then, decrease the delay iteratively until the minimum settling time is reached.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.3 | 9
AN119: Calculating Settling Time for Switched Capacitor ADCs
Summary
4. Summary
Settling time must be considered in designs that utilize the ADC for measurements. If settling time requirements are not met, the ADC
measurements may not meet posted specifications.
The settling time requirement of a system may be affected by the external circuitry (time constant and output impedance), ADC input
circuit, and the ADC settling time specification posted in the data sheet (1.5 µs).
A Thevenin equivalent circuit of the ADC input and external circuitry should be used to estimate the most conservative settling time
requirement. If this settling time requirement is less than the 1.5 µs ADC specification, then the 1.5 µs specification should be used.
Table 4.1 Satisfying Settling Time on page 10 summarizes the guidelines when determining which method will be best to satisfy the
system’s settling time requirements.
Note: 1.5 µs settling time may not be the most restrictive settling time requirement.
Table 4.1. Satisfying Settling Time
Manual
Software delay
More control for the designer, but must ensure that the ADC settling time specification of 1.5 µs is met.
Delayed tracking mode
Set the appropriate field Automatically tracks for some number of SAR clocks prior to performing data
in the ADC0CN0 register conversion. Enforces the 1.5 µs settling time specification upon start of conversion signal.
Use the analog multiplex- Recommend using low-power tracking mode. When the analog multiplexer seter to switch the ADC in- ting is changed, initiate conversion and ADC will track for some number of SAR
put in firmware
clocks prior to data conversion.
Note: Tracking of at least 1.5 µs is required each time ADC input is changed!
Low power applications
Use delayed tracking
when not in use, and use
the MCU power-saving
modes
Internal temperature sen- Add extra settling time,
sor
as needed
silabs.com | Smart. Connected. Energy-friendly.
Use low power or delayed tracking mode to ensure 1.5 µs settling time specification is met when waking device from Idle mode between samples. Delayed
tracking saves some power compared to continuously tracking, but it is best to
disable the ADC when not in use.
Reduce the rate of the conversion start source until the temperature sensor
measurements meet expectations. Then, iteratively increase the rate of conversions until the minimum settling time is found.
Rev. 1.3 | 10
Simpilcity Studio
documentation, software, source
code libraries & more. Available
for Windows, Mac and Linux!
www.silabs.com/simplicity
MCU Portfolio
www.silabs.com/mcu
SW/HW
Quality
Support and Community
www.silabs.com/simplicity
www.silabs.com/quality
community.silabs.com
Disclaimer
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers
using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific
device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories
reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy
or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply
or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific
written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected
to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no
circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations
thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®,
USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of
ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
http://www.silabs.com
```