TI DS90UB902QSQE

DS90UB901Q/DS90UB902Q
10 - 43MHz 14 Bit Color FPD-Link III Serializer and
Deserializer with Bidirectional Control Channel
General Description
The DS90UB901Q/DS90UB902Q chipset offers a FPD-Link
III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single
differential pair. The Serializer/Deserializer pair is targeted for
direct connections between automotive camera systems and
Host Controller/Electronic Control Unit (ECU). The primary
transport sends 16 bits of image data over a single high-speed
serial stream together with a low latency bidirectional control
channel transport that supports I2C. Included with the 16-bit
payload is a selectable data integrity option for CRC (Cyclic
Redundancy Check) to monitor transmission link errors. Using TI’s embedded clock technology allows transparent fullduplex communication over a single differential pair, carrying
asymmetrical bidirectional control information without the dependency of video blanking intervals. This single serial
stream simplifies transferring a wide data bus over PCB
traces and cable by eliminating the skew problems between
parallel data and clock paths. This significantly saves system
cost by narrowing data paths that in turn reduce PCB layers,
cable width, and connector size and pins.
In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to
support AC-Coupled interconnects.
A Serializer standby function provides a low power-savings
mode with a remote wake up capability for signaling of a remote device.
The Serializer is offered in a 32-pin LLP (5mm x 5mm) package, and Deserializer is offered in a 40-pin LLP (6mm x 6mm)
package.
Features
■ 10 MHz to 43 MHz input PCLK support
■ 160 Mbps to 688 Mbps data throughput
■ Single differential pair interconnect
■ Bidirectional control interface channel with I2C support
■ Embedded clock with DC Balanced coding to support AC■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
coupled interconnects
Capable to drive up to 10 meters shielded twisted-pair
I2C compatible serial interface
Single hardware device addressing pin
16–bit data payload with CRC (Cyclic Redundancy Check)
for checking data integrity
Up to 6 Programmable GPIO's
LOCK output reporting pin and AT-SPEED BIST diagnosis
feature to validate link integrity
Integrated termination resistors
1.8V- or 3.3V-compatible parallel bus interface
Single power supply at 1.8V
ISO 10605 ESD and IEC 61000-4-2 ESD compliant
Automotive grade product: AEC-Q100 Grade 2 qualified
Temperature range −40°C to +105°C
No reference clock required on Deserializer
Programmable Receive Equalization
EMI/EMC Mitigation
— DES Programmable Spread Spectrum (SSCG)
outputs
— DES Receiver staggered outputs
Applications
■
■
■
■
■
Automotive Vision Systems
Rear View, Side View Camera
Lane Departure Warning
Parking Assistance
Blind Spot View
Typical Application Diagram
30113527
FIGURE 1. Typical Application Circuit
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2012 Texas Instruments Incorporated
301135 SNLS322D
www.ti.com
DS90UB901Q/DS90UB902Q 10 - 43MHz 14 Bit Color FPD-Link III Serializer and Deserializer with
Bidirectional Control Channel
April 25, 2012
DS90UB901Q/DS90UB902Q
Block Diagrams
30113528
FIGURE 2. Block Diagram
30113529
FIGURE 3. Application Block Diagram
www.ti.com
2
NSID
Quantity
SPEC
Package ID
DS90UB901QSQE
Package Description
32–pin LLP, 5.0 X 5.0 X 0.8 mm, 0.5 mm pitch
250
NOPB
SQA32A
DS90UB901QSQ
32–pin LLP, 5.0 X 5.0 X 0.8 mm, 0.5 mm pitch
1000
NOPB
SQA32A
DS90UB901QSQX
32–pin LLP, 5.0 X 5.0 X 0.8 mm, 0.5 mm pitch
2500
NOPB
SQA32A
DS90UB902QSQE
40–pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch
250
NOPB
SQA40A
DS90UB902QSQ
40–pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch
1000
NOPB
SQA40A
DS90UB902QSQX
40–pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch
2500
NOPB
SQA40A
Note: Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market,
including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades
defined in the AEC Q100 standard. Automotive Grade products are identified with the letter Q. For more information go to
http://www.ti.com/automotive.
DS90UB901Q Pin Diagram
30113519
Serializer - DS90UB901Q — Top View
3
www.ti.com
DS90UB901Q/DS90UB902Q
Ordering Information
DS90UB901Q/DS90UB902Q
DS90UB901Q Serializer Pin Descriptions
Pin Name
Pin No.
I/O, Type
Description
LVCMOS PARALLEL INTERFACE
DIN[13:0]
32, 31, 30, 29, Inputs, LVCMOS Parallel data inputs.
27, 26, 24, 23,
w/ pull down
22, 21, 20, 19,
18, 17
HSYNC
1
Inputs, LVCMOS Horizontal SYNC Input
w/ pull down
VSYNC
2
Inputs, LVCMOS Vertical SYNC Input
w/ pull down
PCLK
3
Input, LVCMOS Pixel Clock Input Pin. Strobe edge set by TRFB control register.
w/ pull down
GENERAL PURPOSE INPUT OUTPUT (GPIO)
DIN[3:0]/
GPIO[5:2]
20, 19, 18, 17
Input/Output,
LVCMOS
DIN[3:0] general-purpose pins can be individually configured as either inputs or
outputs; used to control and respond to various commands.
GPIO[1:0]
16, 15
Input/Output,
LVCMOS
General-purpose pins can be individually configured as either inputs or outputs;
used to control and respond to various commands.
BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE
SCL
4
Input/Output,
Open Drain
Clock line for the bidirectional control bus communication
SCL requires an external pull-up resistor to VDDIO.
SDA
5
Input/Output,
Open Drain
Data line for the bidirectional control bus communication
SDA requires an external pull-up resistor to VDDIO.
MODE
8
ID[x]
6
I2C Mode select
MODE = L, Master mode (default); Device generates and drives the SCL clock line.
Device is connected to slave peripheral on the bus. (Serializer initially starts up in
Input, LVCMOS
Standby mode and is enabled through remote wakeup by Deserializer)
w/ pull down
MODE = H, Slave mode; Device accepts SCL clock input and attached to an I2C
controller master on the bus. Slave mode does not generate the SCL clock, but
uses the clock generated by the Master for the data transfers.
Input, analog
Device ID Address Select
Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 3
CONTROL AND CONFIGURATION
PDB
9
Power down Mode Input Pin.
PDB = H, Serializer is enabled and is ON.
Input, LVCMOS
PDB = L, Serailizer is in Power Down mode. When the Serializer is in Power Down,
w/ pull down
the PLL is shutdown, and IDD is minimized. Programmed control register data are
NOT retained and reset to default values
RES
7
Input, LVCMOS Reserved.
w/ pull down
This pin MUST be tied LOW.
FPD-LINK III INTERFACE
DOUT+
13
DOUT-
12
Input/Output,
CML
Non-inverting differential output, bidirectional control channel input. The
interconnect must be AC Coupled with a 100 nF capacitor.
Input/Output,
CML
Inverting differential output, bidirectional control channel input. The interconnect
must be AC Coupled with a 100 nF capacitor.
POWER AND GROUND
VDDPLL
10
Power, Analog
PLL Power, 1.8V ±5%
VDDT
11
Power, Analog
Tx Analog Power, 1.8V ±5%
VDDCML
14
Power, Analog
CML & Bidirectional Channel Driver Power, 1.8V ±5%
VDDD
28
Power, Digital
Digital Power, 1.8V ±5%
www.ti.com
4
VDDIO
VSS
Pin No.
25
I/O, Type
Description
Power, Digital
Power for I/O stage. The single-ended inputs and SDA, SCL are powered from
VDDIO. VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%
Ground, DAP
DAP must be grounded. DAP is the large metal contact at the bottom side, located
at the center of the LLP package. Connected to the ground plane (GND) with at
least 9 vias.
DAP
DS90UB902Q Pin Diagram
30113520
Deserializer - DS90UB902Q — Top View
5
www.ti.com
DS90UB901Q/DS90UB902Q
Pin Name
DS90UB901Q/DS90UB902Q
DS90UB902Q Deserializer Pin Descriptions
Pin Name
Pin No.
I/O, Type
Description
LVCMOS PARALLEL INTERFACE
ROUT[13:0]
9, 10, 11, 12,
14, 15, 17, 18,
19, 20, 21, 22,
23, 24
Outputs,
LVCMOS
Parallel data outputs.
HSYNC
7
Output,
LVCMOS
Horizontal SYNC Output
VSYNC
6
Output,
LVCMOS
Vertical SYNC Output
PCLK
5
Output,
LVCMOS
Pixel Clock Output Pin.
Strobe edge set by RRFB control register.
GENERAL PURPOSE INPUT OUTPUT (GPIO)
ROUT[3:0] /
GPIO[5:2]
GPIO[1:0]
21, 22, 23, 24
Input/Output,
LVCMOS
ROUT[3:0] general-purpose pins can be individually configured as either inputs or
outputs; used to control and respond to various commands.
26, 27
Input/Output,
LVCMOS
General-purpose pins can be individually configured as either inputs or outputs;
used to control and respond to various commands.
BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE
SCL
3
Input/Output,
Open Drain
Clock line for the bidirectional control bus communication
SCL requires an external pull-up resistor to VDDIO.
SDA
2
Input/Output,
Open Drain
Data line for bidirectional control bus communication
SDA requires an external pull-up resistor to VDDIO.
I2C Mode select
MODE
40
ID[x]
1
MODE = L, Master mode; Device generates and drives the SCL clock line, where
Input, LVCMOS required such as Read. Device is connected to slave peripheral on the bus.
w/ pull up
MODE = H, Slave mode (default); Device accepts SCL clock input and attached to
an I2C controller master on the bus. Slave mode does not generate the SCL clock,
but uses the clock generated by the Master for the data transfers.
Input, analog
Device ID Address Select
Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 4
CONTROL AND CONFIGURATION
29
Power down Mode Input Pin.
PDB = H, Deserializer is enabled and is ON.
Input, LVCMOS
PDB = L, Deserializer is in Power Down mode. When the Deserializer is in Power
w/ pull down
Down. Programmed control register data are NOT retained and reset to default
values.
LOCK
28
Output,
LVCMOS
LOCK Status Output Pin.
LOCK = H, CDR/PLL is Locked, outputs are active
LOCK = L, CDR/PLL is unlocked, the LVCMOS Outputs depend on OSS_SEL
control register, the CDR/PLL is shutdown and IDD is minimized. May be used as
Link Status.
PASS
31
Output,
LVCOMS
When BISTEN = L; Normal operation
PASS is high to indicate no errors are detected. The PASS pin asserts low to
indicate a CRC error was detected on the Link.
-
Reserved
Pin 39: This pin MUST be tied LOW.
Pins 32,33: Route to test point or leave open if unused. See also FPD-LINK III
INTERFACE pin description section.
PDB
RES
32, 33, 39
BIST MODE
BISTEN
www.ti.com
37
BIST Enable Pin.
Input, LVCMOS
BISTEN = H, BIST Mode is enabled.
w/ pull down
BISTEN = L, BIST Mode is disabled.
6
PASS
Pin No.
I/O, Type
31
Output,
LVCOMS
Description
PASS Output Pin for BIST mode.
PASS = H, ERROR FREE Transmission
PASS = L, one or more errors were detected in the received payload.
Leave Open if unused. Route to test point (pad) recommended.
FPD-LINK III INTERFACE
RIN+
35
Input/Output,
CML
Non-inverting differential input, bidirectional control channel output. The
interconnect must be AC Coupled with a 100 nF capacitor.
RIN-
36
Input/Output,
CML
Inverting differential input, bidirectional control channel output. The interconnect
must be AC Coupled with a 100 nF capacitor.
CMLOUTP
32
Output, CML
Non-inverting CML Output
Monitor point for equalized differential signal. Test port is enabled via control
registers.
CMLOUTN
33
Output, CML
Inverting CML Output
Monitor point for equalized differential signal. Test port is enabled via control
registers.
POWER AND GROUND
VDDSSCG
4
Power, Digital
SSCG Power, 1.8V ±5%
Power supply must be connected regardless if SSCG function is in operation.
VDDIO1/2/3
25, 16, 8
Power, Digital
LVTTL I/O Buffer Power, The single-ended outputs and control input are powered
from VDDIO. VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%
VDDD
13
Power, Digital
Digital Core Power, 1.8V ±5%
VDDR
30
Power, Analog
Rx Analog Power, 1.8V ±5%
VDDCML
34
Power, Analog
Bidirectional Channel Driver Power, 1.8V ±5%
VDDPLL
38
Power, Analog
PLL Power, 1.8V ±5%
DAP
Ground, DAP
DAP must be grounded. DAP is the large metal contact at the bottom side, located
at the center of the LLP package. Connected to the ground plane (GND) with at
least 16 vias.
VSS
7
www.ti.com
DS90UB901Q/DS90UB902Q
Pin Name
DS90UB901Q/DS90UB902Q
Air Discharge
(DOUT+, DOUT-, RIN+, RIN-)
Contact Discharge
(DOUT+, DOUT-, RIN+, RIN-)
ESD Rating (HBM)
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the Texas Instruments Sales Office/
Distributors for availability and specifications.
Supply Voltage – VDDn (1.8V)
Supply Voltage – VDDIO
LVCMOS Input Voltage I/O
Voltage
CML Driver I/O Voltage (VDD)
CML Receiver I/O Voltage
(VDD)
Junction Temperature
Storage Temperature
Maximum Package Power
Dissipation Capacity Package
Package Derating:
DS90UB901Q 32L LLP
−0.3V to +2.5V
−0.3V to +4.0V
For soldering specifications:
see product folder at www.ti.com
Recommended Operating
Conditions
1/θJA °C/W above +25°
θJC (based on 9 thermal vias)
DS90UB902Q 40L LLP
6.9 °C/W
28.0 °C/W
4.4 °C/W
Supply Voltage
(VDDn)
LVCMOS Supply
Voltage (VDDIO)
OR
LVCMOS Supply
Voltage (VDDIO)
Supply Noise
VDDn (1.8V)
VDDIO (1.8V)
VDDIO (3.3V)
Operating Free Air
Temperature (TA)
PCLK Clock
Frequency
θJA (based on 16 thermal vias)
θJC (based on 16 thermal vias)
ESD Rating (IEC 61000-4-2)
RD = 330Ω, CS = 150pF
Air Discharge
(DOUT+, DOUT-, RIN+, RIN-)
Contact Discharge
(DOUT+, DOUT-, RIN+, RIN-)
ESD Rating (ISO10605)
RD = 330Ω, CS = 150/330pF
ESD Rating (ISO10605)
RD = 2KΩ, CS = 150/330pF
≥±25 kV
≥±10 kV
Electrical Characteristics
≥±8 kV
≥±1 kV
≥±250 V
ESD Rating (MM)
−0.3V to (VDD + 0.3V)
+150°C
−65°C to +150°C
34.3 °C/W
≥±10 kV
ESD Rating (CDM)
−0.3V to + (VDDIO + 0.3V)
−0.3V to +(VDD + 0.3V)
θJA (based on 9 thermal vias)
≥±15 kV
Min
1.71
Nom
1.8
Max
1.89
Units
V
1.71
1.8
1.89
V
3.0
3.3
3.6
V
25
25
50
mVp-p
mVp-p
mVp-p
+105
°C
43
MHz
-40
+25
10
(Note 2, Note 3, Note 4)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
LVCMOS DC SPECIFICATIONS 3.3V I/O (SER INPUTS, DES OUTPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)
VIH
High Level Input Voltage
VIN = 3.0V to 3.6V
2.0
VIN
V
VIL
Low Level Input Voltage
VIN = 3.0V to 3.6V
GND
0.8
V
IIN
Input Current
VIN = 0V or 3.6V
VIN = 3.0V to 3.6V
-20
+20
µA
VOH
High Level Output Voltage
VDDIO = 3.0V to 3.6V
IOH = -4 mA
2.4
VDDIO
V
VOL
Low Level Output Voltage
VDDIO = 3.0V to 3.6V
IOL = +4 mA
GND
0.4
V
IOS
Output Short Circuit Current
VOUT = 0V
IOZ
TRI-STATE® Output Current
PDB = 0V,
VOUT = 0V or VDD
±1
Serializer
GPIO Outputs
-24
Deserializer
LVCMOS Outputs
-39
LVCMOS Outputs
mA
-20
±1
+20
µA
LVCMOS DC SPECIFICATIONS 1.8V I/O (SER INPUTS, DES OUTPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)
VIH
High Level Input Voltage
VIN = 1.71V to 1.89V
0.65 VIN
VIN +0.3
VIL
Low Level Input Voltage
VIN = 1.71V to 1.89V
GND
0.35 VIN
www.ti.com
8
V
Parameter
Conditions
Min
Typ
Max
Units
-20
±1
+20
µA
VDDIO 0.45
VDDIO
V
GND
0.45
V
IIN
Input Current
VIN = 0V or 1.89V
VIN = 1.71V to 1.89V
VOH
High Level Output Voltage
VDDIO = 1.71V to 1.89V
IOH = −2 mA
Serializer
GPIO Outputs
VDDIO = 1.71V to 1.89V
IOH = −4 mA
Deserializer
LVCMOS Outputs
VDDIO = 1.71V to 1.89V
IOL = +2 mA
Serializer
GPIO Outputs
VDDIO = 1.71V to 1.89V
IOL = +4 mA
Deserializer
LVCMOS Outputs
VOUT = 0V
Serializer
GPIO Outputs
-11
Deserializer
LVCMOS Outputs
-20
VOL
IOS
IOZ
Low Level Output Voltage
Output Short Circuit Current
TRI-STATE® Output Current PDB = 0V,
VOUT = 0V or VDD
LVCMOS Outputs
mA
-20
±1
+20
µA
268
340
412
mV
1
50
mV
CML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)
|VOD|
Output Differential Voltage
RT = 100Ω (Figure 7)
ΔVOD
Output Differential Voltage
Unbalance
RL = 100Ω
VOS
Output Differential Offset
Voltage
RL = 100Ω (Figure 7)
ΔVOS
Offset Voltage Unbalance
RL = 100Ω
IOS
Output Short Circuit Current
DOUT+/- = 0V,
RT
Differential Internal
Termination Resistance
Differential across DOUT+ and DOUT-
VDD (MIN) V
VDD - VOD DD (MAX)
VOD (MAX)
VOD (MIN)
V
1
mV
50
-27
80
100
mA
120
Ω
CML RECEIVER DC SPECIFICATIONS (RIN+, RIN-)
VTH
Differential Threshold High
Voltage
(Figure 8)
+90
mV
VTL
Differential Threshold Low
Voltage
VIN
Differential Input Voltage
Range
RIN+ - RIN-
Input Current
VIN = VDD or 0V,
VDD = 1.89V
Differential Internal
Termination Resistance
Differential across RIN+ and RIN-
IIN
RT
-90
180
mV
-20
±1
+20
µA
80
100
120
Ω
62
90
SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD
IDDT
Serializer (Tx)
VDDn Supply Current
(includes load current)
RT = 100Ω
WORST CASE pattern
(Figure 5)
VDDn = 1.89V
PCLK = 43 MHz
Default Registers
RT = 100Ω
RANDOM PRBS-7 pattern
IDDIOT
Serializer (Tx)
VDDIO Supply Current
(includes load current)
RT = 100Ω
WORST CASE pattern
(Figure 5)
9
mA
55
VDDIO = 1.89V
PCLK = 43 MHz
Default Registers
2
VDDIO = 3.6V
PCLK = 43 MHz
Default Registers
7
5
mA
15
www.ti.com
DS90UB901Q/DS90UB902Q
Symbol
DS90UB901Q/DS90UB902Q
Symbol
IDDTZ
IDDIOTZ
IDDR
Parameter
Conditions
Serializer (Tx) Supply Current PDB = 0V; All other
Power-down
LVCMOS Inputs = 0V
Deserializer (Rx) VDDn
VDDn = 1.89V
Supply Current (includes load CL = 8 pF
current)
WORST CASE Pattern
(Figure 5)
Min
Typ
Max
VDDn = 1.89V
370
775
VDDIO = 1.89V
55
125
VDDIO = 3.6V
65
135
60
96
PCLK = 43 MHz
SSCG[3:0] = ON
Default Registers
VDDn = 1.89V
PCLK = 43 MHz
Default Registers
CL = 8 pF
RANDOM PRBS-7 Pattern
IDDIOR
IDDRZ
IDDIORZ
Deserializer (Rx) VDDIO
VDDIO = 1.89V
Supply Current (includes load CL = 8 pF
current)
WORST CASE Pattern
(Figure 5)
PCLK = 43 MHz
Default Registers
VDDIO = 3.6V
CL = 8 pF
WORST CASE Pattern
PDB = 0V; All other
LVCMOS Inputs = 0V
Deserializer (Rx) Supply
Current Power-down
Units
µA
53
mA
16
25
PCLK = 43 MHz
Default Registers
38
64
VDDn = 1.89V
42
400
VDDIO = 1.89V
8
40
VDDIO = 3.6V
350
800
µA
Recommended Serializer Timing for PCLK
(Note 12)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
tTCP
Transmit Clock Period
tTCIH
Transmit Clock Input High
Time
tTCIL
Transmit Clock Input Low
Time
tCLKT
PCLK Input Transition Time
(Figure 9)
fOSC
Internal oscillator clock
source
www.ti.com
Conditions
10 MHz – 43 MHz
Min
Typ
Max
Units
23.3
T
100
ns
0.4T
0.5T
0.6T
ns
0.4T
0.5T
0.6T
ns
3
ns
0.5
25
10
MHz
Over recommended operating supply and temperature ranges unless otherwise specified.
Typ
Max
Units
tLHT
Symbol
CML Low-to-High
Transition Time
Parameter
RL = 100Ω (Figure 6)
Conditions
150
330
ps
tHLT
CML High-to-Low
Transition Time
RL = 100Ω (Figure 6)
150
330
ps
tDIS
Data Input Setup to PCLK
tDIH
Serializer Data Inputs
Data Input Hold from PCLK (Figure 10)
tPLD
Serializer PLL Lock Time
RL = 100Ω (Note 5, Note 11)
tSD
Serializer Delay
RT = 100Ω
PCLK = 10–43 MHz
Register 0x03h b[0] (TRFB = 1)
(Figure 12)
tJIND
tJINR
tJINT
λSTXBW
δSTX
δSTXf
Serializer Output
Deterministic Jitter
Min
2.0
ns
2.0
ns
6.386T
+5
1
2
ms
6.386T
+ 12
6.386T
+ 19.7
ns
Serializer output intrinsic deterministic
jitter . Measured (cycle-cycle) with
PRBS-7 test pattern
PCLK = 43 MHz
(Note 4, Note 13)
0.13
UI
Serializer Output Random
Jitter
Serializer output intrinsic random jitter
(cycle-cycle). Alternating-1,0 pattern.
PCLK = 43 MHz
(Note 4, Note 13)
0.04
UI
Peak-to-peak Serializer
Output Jitter
Serializer output peak-to-peak jitter
includes deterministic jitter, random
jitter, and jitter transfer from serializer
input. Measured (cycle-cycle) with
PRBS-7 test pattern.
PCLK = 43 MHz
(Note 4, Note 13)
0.396
UI
Serializer Jitter Transfer
Function -3 dB Bandwidth
PCLK = 43 MHz
Default Registers
(Figure 18) (Note 4)
1.90
MHz
Serializer Jitter Transfer
Function (Peaking)
PCLK = 43 MHz
Default Registers
(Figure 18 ) (Note 4)
0.944
dB
Serializer Jitter Transfer
Function (Peaking
Frequency)
PCLK = 43 MHz
Default Registers
(Figure 18) (Note 4)
500
kHz
11
www.ti.com
DS90UB901Q/DS90UB902Q
Serializer Switching Characteristics
DS90UB901Q/DS90UB902Q
Deserializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Pin/Freq.
tRCP
Receiver Output Clock Period
tRCP = tTCP
PCLK
tPDC
PCLK Duty Cycle
Default Registers
SSCG[3:0] = OFF
PCLK
tCLH
tCHL
tCLH
tCHL
LVCMOS Low-to-High Transition VDDIO: 1.71V to 1.89V or PCLK
Time
3.0V to 3.6V,
LVCMOS High-to-Low Transition CL = 8 pF (lumped load)
Default Registers
Time
(Figure 14) (Note 10)
LVCMOS Low-to-High Transition VDDIO: 1.71V to 1.89V or ROUT[13:0],
Time
HSYNC, VSYNC
3.0V to 3.6V,
LVCMOS High-to-Low Transition CL = 8 pF (lumped load)
Default Registers
Time
(Figure 14) (Note 10)
tROS
ROUT Setup Data to PCLK
tROH
ROUT Hold Data to PCLK
VDDIO: 1.71V to 1.89V or ROUT[13:0],
HSYNC, VSYNC
3.0V to 3.6V,
CL = 8 pF (lumped load)
Default Registers
(Figure 16)
Typ
Max
Units
T
100
ns
45
50
55
%
1.3
2.0
2.8
1.3
2.0
2.8
1.6
2.4
3.3
1.6
2.4
3.3
0.38T
0.5T
0.38T
0.5T
4.571T
+8
4.571T
+ 12
ns
ns
ns
tDD
Deserializer Delay
Default Registers
Register 0x03h b[0]
(RRFB = 1)
(Figure 15)
tDDLT
Deserializer Data Lock Time
(Figure 13) (Note 5)
10 MHz–43 MHz
tRJIT
Receiver Input Jitter Tolerance
(Figure 17, Figure 19)
(Note 13, Note 14)
43 MHz
tRCJ
Receiver Clock Jitter
PCLK
SSCG[3:0] = OFF
(Note 6, Note 10)
10 MHz
PCLK
SSCG[3:0] = OFF
(Note 7, Note 10)
10 MHz
Deserializer Cycle-to-Cycle Clock PCLK
Jitter
SSCG[3:0] = OFF
(Note 8, Note 10)
10 MHz
fdev
Spread Spectrum Clocking
Deviation Frequency
20 MHz–43 MHz
±0.5% to
±2.0%
%
fmod
Spread Spectrum Clocking
Modulation Frequency
20 MHz–43 MHz
9 kHz to
66 kHz
kHz
tDPJ
tDCCJ
www.ti.com
Deserializer Period Jitter
10 MHz–43 MHz
Min
23.3
43 MHz
43 MHz
43 MHz
LVCMOS Output Bus
SSC[3:0] = ON
(Figure 20)
12
4.571T
+ 16
ns
10
ms
0.53
UI
300
550
120
250
425
600
320
480
320
500
300
500
ps
ps
ps
Over recommended supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
100
kHz
RECOMMENDED INPUT TIMING REQUIREMENTS (Note 12)
fSCL
SCL Clock Frequency
tLOW
SCL Low Period
tHIGH
>0
fSCL = 100 kHz
4.7
µs
SCL High Period
4.0
µs
tHD:STA
Hold time for a start or a repeated start
condition
4.0
µs
tSU:STA
Set Up time for a start or a repeated
start condition
4.7
µs
tHD:DAT
Data Hold Time
tSU:DAT
Data Set Up Time
250
tSU:STO
Set Up Time for STOP Condition
4.0
tr
SCL & SDA Rise Time
1000
tf
SCL & SDA Fall Time
300
ns
Cb
Capacitive load for bus
400
pF
0
3.45
µs
ns
µs
ns
SWITCHING CHARACTERISTICS (Note 11)
fSCL
tLOW
SCL Clock Frequency
SCL Low Period
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
100
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
100
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
kHz
4.7
µs
4.0
µs
tHIGH
SCL High Period
tHD:STA
Hold time for a start or a repeated start Serializer MODE = 0
condition
Register 0x05 = 0x40'h
4.0
µs
tSU:STA
Set Up time for a start or a repeated
start condition
4.7
µs
tHD:DAT
Data Hold Time
tSU:DAT
Data Set Up Time
tSU:STO
Set Up Time for STOP Condition
tf
SCL & SDA Fall Time
tBUF
Bus free time between a stop and start Serializer MODE = 0
condition
tTIMEOUT
NACK Time out
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
Serializer MODE = 0
Register 0x05 = 0x40'h
0
Serializer MODE = 0
3.45
250
ns
4.0
µs
300
4.7
ns
µs
Serializer MODE = 1
1
Deserializer MODE = 1
Register 0x06 b[2:0]=111'b
25
13
µs
ms
www.ti.com
DS90UB901Q/DS90UB902Q
Bidirectional Control Bus AC Timing Specifications (SCL, SDA) - I2C
Compliant (Figure 4)
DS90UB901Q/DS90UB902Q
30113536
FIGURE 4. Bidirectional Control Bus Timing
Bidirectional Control Bus DC Characteristics (SCL, SDA) - I2C Compliant
Over recommended supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
VIH
Input High Level
SDA and SCL
VIL
Input Low Level Voltage
SDA and SCL
VHY
Input Hysteresis
SDA and SCL
IOZ
TRI-STATE Output Current PDB = 0V
VOUT = 0V or VDD
IIN
Input Current
CIN
Input Pin Capacitance
VOL
Low Level Output Voltage
Min
Typ
Max
Units
0.7 x
VDDIO
VDDIO
V
GND
0.3 x
VDDIO
V
>50
SDA or SCL,
Vin = VDDIO or GND
mV
-20
±1
+20
µA
-20
±1
+20
µA
<5
pF
SCL and SDA
VDDIO = 3.0V
IOL = 1.5 mA
0.36
V
SCL and SDA
VDDIO = 1.71V
IOL = 1 mA
0.36
V
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability
and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in
the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional; the device
should not be operated beyond such conditions.
Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 3: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD,
VTH and VTL which are differential voltages.
Note 4: Typical values represent most likely parametric norms at 1.8V or 3.3V, TA = +25°C, and at the Recommended Operation Conditions at the time of product
characterization and are not guaranteed.
Note 5: tPLD and tDDLT is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK
Note 6: tDCJ is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).
Note 7: tDPJ is the maximum amount the period is allowed to deviate measured over 30,000 samples.
Note 8: tDCCJ is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.
Note 9: Supply noise testing was done with minimum capacitors (as shown on Figures 37, 38) on the PCB. A sinusoidal signal is AC coupled to the VDDn (1.8V)
supply with amplitude = 25 mVp-p measured at the device VDDn pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows
no error when the noise frequency on the Ser is less than 1 MHz. The Des on the other hand shows no error when the noise frequency is less than 750 kHz.
Note 10: Specification is guaranteed by characterization and is not tested in production.
Note 11: Specification is guaranteed by design.
Note 12: Recommended Input Timing Requirements are input specifications and not tested in production.
Note 13: UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
Note 14: tRJIT max (0.61UI) is limited by instrumentation and actual tRJIT of in-band jitter at low frequency (<2 MHz) is greater 1 UI.
www.ti.com
14
DS90UB901Q/DS90UB902Q
AC Timing Diagrams and Test Circuits
30113552
FIGURE 5. “Worst Case” Test Pattern
30113546
30113547
FIGURE 6. Serializer CML Output Load and Transition Times
15
www.ti.com
DS90UB901Q/DS90UB902Q
30113548
30113530
FIGURE 7. Serializer VOD DC Diagram
30113534
FIGURE 8. Differential VTH/VTL Definition Diagram
30113516
FIGURE 9. Serializer Input Clock Transition Times
www.ti.com
16
DS90UB901Q/DS90UB902Q
30113549
FIGURE 10. Serializer Setup/Hold Times
30113532
FIGURE 11. Serializer Data Lock Time
30113550
FIGURE 12. Serializer Delay
30113513
FIGURE 13. Deserializer Data Lock Time
17
www.ti.com
DS90UB901Q/DS90UB902Q
30113514
FIGURE 14. Deserializer LVCMOS Output Load and Transition Times
30113511
FIGURE 15. Deserializer Delay
30113531
FIGURE 16. Deserializer Output Setup/Hold Times
30113558
FIGURE 17. Receiver Input Jitter Tolerance
www.ti.com
18
DS90UB901Q/DS90UB902Q
30113562
FIGURE 18. Typical Serializer Jitter Transfer Function Curve at 43 MHz
30113559
FIGURE 19. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz
30113535
FIGURE 20. Spread Spectrum Clock Output Profile
19
www.ti.com
DS90UB901Q/DS90UB902Q
TABLE 1. DS90UB901Q Control Registers
Addr
(Hex)
0
1
2
Name
Bits
Field
7:1
DEVICE ID
0
SER ID SEL
7:3
RESERVED
I2C Device ID
0x00'h
0
VDDIO Control
0: Device ID is from ID[x]
1: Register I2C Device ID overrides ID[x]
Reserved
Standby mode control. Retains control register data.
Supported only when MODE = 0
0: Enabled. Low-current Standby mode with wake-up
capability. Suspends all clocks and functions.
1: Disabled. Standby and wake-up disabled
RW
1
DIGITAL
RESET0
RW
1: Resets the device to default register values. Does not
0
self clear affect device I2C Bus or Device ID
0
DIGITAL RESET1
RW
0
1: Digital Reset, retains all register values
self clear
Reset
Reserved
7-bit address of Serializer; 0x58'h
(1011_000X'b) default
STANDBY
7:0
6
5
RESERVED
RX CRC
CHECKER
ENABLE
TX CRC GEN
ENABLE
VDDIO CONTOL
0x20'h
RW
RW
RW
Reserved
1
Back Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Deserailizer 0x03h b[6]
control register must be Enabled.
1
Foward Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Deserailizer 0x03h b[7]
control register must be Enabled.
1
Auto VDDIO detect
Allows manual setting of VDDIO by register.
0: Disable
1: Enable (auto detect mode)
VDDIO Mode
4
VDDIO MODE
RW
1
VDDIO voltage set
Only used when VDDIOCONTROL = 0
0: 1.8V
1: 3.3V
I2C PassThrough
3
I2C PASSTHROUGH
RW
1
I2C Pass-Through
0: Disabled
1: Enabled
RESERVED
2
RESERVED
0
Reserved
1
Switch over to internal 25 MHz Oscillator clock in the
absence of PCLK
0: Disable
1: Enable
1
Pixel Clock Edge Select:
0: Parallel Interface Data is strobed on the Falling Clock
Edge.
1: Parallel Interface Data is strobed on the Rising Clock
Edge.
PCLK_AUTO
TRFB
www.ti.com
0xB0'h
Description
2
CRC Fault
Tolerant
Transmission
4
Default
RW
7
3
R/W
CRC
Transmission
1
0
PCLK_AUTO
TRFB
7:6
RESERVED
5
CRC RESET
4:0
RESERVED
RW
RW
10'b
RW
0
00000'b
20
Reserved
1: CRC Reset.
Clears CRC Error counter.
Reserved
Name
5
I2C Bus Rate
6
DES ID
Bits
Field
7:0
I2C BUS RATE
7:1
DES DEV ID
0
RESERVED
7:1
SLAVE DEV ID
R/W
Default
Description
RW
0x40'h
I2C SCL frequency is determined by the following:
fSCL = 6.25 MHz / Register value (in decimal)
0x40'h = ~100 kHz SCL (default)
Note: Register values <0x32'h are NOT supported.
RW
0xC0'h
RW
0x00'h
Deserializer Device ID = 0x60'h
(1100_000X'b) default
Reserved
Slave Device ID. Sets remote slave I2C address.
7
Slave ID
0
RESERVED
8
Reserved
7:0
RESERVED
0x00'h
Reserved
9
Reserved
7:0
RESERVED
0x01'h
Reserved
A
CRC Errors
7:0
CRC ERROR B0
R
0x00'h
Number of CRC errors - 8 LSBs
B
CRC Errors
7:0
CRC ERROR B1
R
0x00'h
Number of CRC errors - 8 MSBs
Reserved
7:3
RESERVED
0x00'h
Reserved
PCLK Detect
2
PCLK DETECT
R
0
1: Valid PCLK detected
0: Valid PCLK not detected
CRC Check
1
DES ERROR
R
0
1: CRC error during communication with Deserializer
Cable Link
Detect Status
0
LINK DETECT
R
0
0: Cable link not detected
1: Cable link detected
C
D
E
F
10
11
GPIO[0] Config
GPIO[1] Config
GPIO[2] Config
GPIO[3] Config
GPIO[4] Config
Reserved
7:4
RESERVED
0001'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO0 DIR
RW
0
0: Output
1: Input
0
GPIO0 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO1 DIR
RW
0
0: Output
1: Input
0
GPIO1 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO2 DIR
RW
1
0: Output
1: Input
0
GPIO2 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO3 DIR
RW
1
0: Output
1: Input
0
GPIO3 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO4 DIR
RW
1
0: Output
1: Input
0
GPIO4 EN
RW
1
0: TRI-STATE
1: Enabled
21
www.ti.com
DS90UB901Q/DS90UB902Q
Addr
(Hex)
DS90UB901Q/DS90UB902Q
Addr
(Hex)
12
13
www.ti.com
Name
GPIO[5] Config
General Purpose
Control Reg
Bits
Field
7:4
3:2
1
GPIO5 DIR
0
GPIO5 EN
7:0
Default
Description
RESERVED
0000'b
Reserved
RESERVED
00'b
Reserved
RW
1
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
GPCR[7]
GPCR[6]
GPCR[5]
GPCR[4]
GPCR[3]
GPCR[2]
GPCR[1]
GPCR[0]
R/W
0: LOW
1: HIGH
RW
0x00'h
22
Addr
(Hex)
0
1
Name
Bits
Field
R/W
Default
RW
0xC0'h
7:1
DEVICE ID
7-bit address of Deserializer;
0x60h
(1100_000X) default
0
DES ID SEL
0: Device ID is from ID[x]
1: Register I2C Device ID overrides ID[x]
7:3
RESERVED
I2C Device ID
0x00'h
0
Description
Reserved
Remote Wake-up Select
1: Enable
Generate remote wakeup signal automatically wake-up
the Serializer in Standby mode
0: Disable
Puts the Serializer (MODE = 0) in Standby mode when
Deserializer MODE = 1
2
REM_WAKEUP
RW
1
DIGITALRESET0
RW
1: Resets the device to default register values. Does not
0
self clear affect device I2C Bus or Device ID
0
DIGITALRESET1
RW
0
1: Digital Reset, retains all register values
self clear
Reset
RESERVED
7:6
RESERVED
00'b
Auto Clock
5
AUTO_CLOCK
RW
0
1: Output PCLK or Internal 25 MHz Oscillator clock
0: Only PCLK when valid PCLK present
OSS Select
4
OSS_SEL
RW
0
Output Sleep State Select
0: Outputs = TRI-STATE, when LOCK = L
1: Outputs = LOW , when LOCK = L
2
SSCG
3:0
SSCG
0000'b
23
Reserved
SSCG Select
0000: Normal Operation, SSCG OFF (default)
0001: fmod (kHz) PCLK/2168, fdev ±0.50%
0010: fmod (kHz) PCLK/2168, fdev ±1.00%
0011: fmod (kHz) PCLK/2168, fdev ±1.50%
0100: fmod (kHz) PCLK/2168, fdev ±2.00%
0101: fmod (kHz) PCLK/1300, fdev ±0.50%
0110: fmod (kHz) PCLK/1300, fdev ±1.00%
0111: fmod (kHz) PCLK/1300, fdev ±1.50%
1000: fmod (kHz) PCLK/1300, fdev ±2.00%
1001: fmod (kHz) PCLK/868, fdev ±0.50%
1010: fmod (kHz) PCLK/868, fdev ±1.00%
1011: fmod (kHz) PCLK/868, fdev ±1.50%
1100: fmod (kHz) PCLK/868, fdev ±2.00%
1101: fmod (kHz) PCLK/650, fdev ±0.50%
1110: fmod (kHz) PCLK/650, fdev ±1.00%
1111: fmod (kHz) PCLK/650, fdev ±1.50%
www.ti.com
DS90UB901Q/DS90UB902Q
TABLE 2. DS90UB902Q Control Registers
DS90UB901Q/DS90UB902Q
Addr
(Hex)
Name
Bits
7
CRC Fault
Tolerant
Transmission
VDDIO Control
Field
TX CRC
CHECKER
ENABLE
R/W
Default
RW
1
Back Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Serailizer 0x03h b[6]
control register must be Enabled.
6
RX CRC GEN
ENABLE
RW
1
Foward Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Serailizer 0x03h b[7]
control register must be Enabled.
5
VDDIO
CONTROL
RW
1
Auto voltage control
0: Disable
1: Enable (auto detect mode)
VDDIO Mode
4
VDDIO MODE
RW
0
VDDIO voltage set
Only used when VDDIOCONTROL = 0
0: 1.8V
1: 3.3V
I2C Pass-Through
3
I2C PASSTHROUGH
RW
1
I2C Pass-Through Mode
0: Disabled
1: Enabled
Auto ACK
2
AUTO ACK
RW
0
0: Disable
1: Enable
CRC Reset
1
CRC RESET
RW
0
1: CRC reset
1
Pixel Clock Edge Select
0: Parallel Interface Data is strobed on the Falling Clock
Edge
1: Parallel Interface Data is strobed on the Rising Clock
Edge.
3
RRFB
0
RRFB
4
EQ Control
7:0
EQ
5
RESERVED
7:0
RESERVED
www.ti.com
Description
RW
RW
24
0x00'h
EQ Gain
00'h = ~0.0 dB
01'h = ~4.5 dB
03'h = ~6.5 dB
07'h = ~7.5 dB
0F'h = ~8.0 dB
1F'h = ~11.0 dB
3F'h = ~12.5 dB
FF'h = ~14.0 dB
0x00'h
Reserved
Name
Bits
RESERVED
7
SCL Prescale
6
Remote NACK
Remote NACK
7
8
9
SER ID
ID[0] Index
ID[1] Index
A
ID[2] Index
B
ID[3] Index
C
D
E
ID[4] Index
ID[5] Index
ID[6] Index
F
ID[7] Index
10
ID[0] Match
11
ID[1] Match
12
ID[2] Match
13
ID[3] Match
6:4
3
Field
R/W
Default
RESERVED
SCL_PRESCALE
REM_NACK_TIM
ER
2:0
NACK_TIMEOUT
7:1
SER DEV ID
0
RESERVED
7:1
ID[0] INDEX
0
RESERVED
7:1
ID[1] INDEX
0
RESERVED
7:1
ID[2] INDEX
0
RESERVED
7:1
ID[3] INDEX
0
RESERVED
7:1
ID[4] INDEX
0
RESERVED
7:1
ID[5] INDEX
0
RESERVED
7:1
ID[6] INDEX
0
RESERVED
7:1
ID[7] INDEX
0
RESERVED
7:1
ID[0] MATCH
0
RESERVED
7:1
ID[1] MATCH
0
RESERVED
7:1
ID[2] MATCH
0
RESERVED
7:1
ID[3] MATCH
0
RESERVED
0
RW
RW
Description
Reserved
000'b
Prescales the SCL clock line when reading data byte
from a slave device (MODE = 0)
000 : ~100 kHz SCL (default)
001 : ~125 kHz SCL
101 : ~11 kHz SCL
110 : ~33 kHz SCL
111 : ~50 kHz SCL
Other values are NOT supported.
1
Remote NACK Timer Enable
In slave mode (MODE = 1) if bit is set the I2C core will
automatically timeout when no acknowledge condition
was detected.
1: Enable
0: Disable
RW
111'b
RW
0xB0'h
Remote NACK Timeout.
000: 2.0 ms
001: 5.2 ms
010: 8.6 ms
011: 11.8 ms
100: 14.4 ms
101: 18.4 ms
110: 21.6 ms
111: 25.0 ms
Serializer Device ID = 0x58'h
(1011_000X'b) default
Reserved
RW
0x00'h
Target slave Device ID slv_id0 [7:1]
Reserved
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
25
Target slave Device ID slv_id1 [7:1]
Reserved
Target slave Device ID slv_id2 [7:1]
Reserved
Target slave Device ID slv_id3 [7:1]
Reserved
Target slave Device ID slv_id4 [7:1]
Reserved
Target slave Device ID slv_id5 [7:1]
Reserved
Target slave Device ID slv_id6 [7:1]
Reserved
Target slave Device ID slv_id7 [7:1]
Reserved
Alias to match Device ID slv_id0 [7:1]
Reserved
Alias to match Device ID slv_id1 [7:1]
Reserved
Alias to match Device ID slv_id2 [7:1]
Reserved
Alias to match Device ID slv_id3 [7:1]
Reserved
www.ti.com
DS90UB901Q/DS90UB902Q
Addr
(Hex)
DS90UB901Q/DS90UB902Q
Addr
(Hex)
Name
14
ID[4] Match
15
ID[5] Match
16
ID[6] Match
Bits
Field
7:1
ID[4] MATCH
0
RESERVED
7:1
ID[5] MATCH
0
RESERVED
7:1
ID[6] MATCH
0
RESERVED
7:1
ID[7] MATCH
R/W
Default
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
Description
Alias to match Device ID slv_id4 [7:1]
Reserved
Alias to match Device ID slv_id5 [7:1]
Reserved
Alias to match Device ID slv_id6 [7:1]
Reserved
Alias to match Device ID slv_id [7:1]
17
ID[7] Match
0
RESERVED
18
RESERVED
7:0
RESERVED
0x00'h
Reserved
19
RESERVED
7:0
RESERVED
0x01'h
Reserved
1A
CRC Errors
7:0
CRC ERROR B0
R
0x00'h
Number of CRC errors 8 LSBs
1B
CRC Errors
7:0
CRC ERROR B1
R
0x00'h
Number of CRC errors 8 MSBs
RESERVED
7:3
RESERVED
0x00'h
Reserved
CRC Check
2
SER ERROR
Signal Detect
Status
LOCK Pin Status
1C
1D
1E
1F
20
www.ti.com
GPIO[0] Config
GPIO[1] Config
GPIO[2] Config
GPIO[3] Config
Reserved
R
0
CRC error during communication with Serializer on
Forward Channel
1
R
0
0: Active signal not detected
1: Active signal detected
0
R
0
0: CDR/PLL Unlocked
1: CDR/PLL Locked
7:3
RESERVED
2
GPIO0 SET
1
GPIO0 DIR
0
GPIO0 EN
00010'b
RW
RW
Reserved
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
1
0: Output
1: Input
1
0: TRI-STATE
1: Enabled
7:3
RESERVED
0x00'h
2
GPIO1 SET
RW
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
1
GPIO1 DIR
RW
1
0: Output
1: Input
0
GPIO1 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
2
GPIO2 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT0 data (OSS_SEL controlled)
1
GPIO2 DIR
RW
0
0: Output
1: Input
0
GPIO2 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
2
GPIO3 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT1 data (OSS_SEL controlled)
1
GPIO3 DIR
RW
0
0: Output
1: Input
0
GPIO3 EN
RW
1
0: TRI-STATE
1: Enabled
26
Reserved
21
22
Name
GPIO[4] Config
GPIO[5] Config
Bits
Field
R/W
Default
0x00'h
Description
7:3
RESERVED
2
GPIO4 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT2 data (OSS_SEL controlled)
1
GPIO4 DIR
RW
0
0: Output
1: Input
0
GPIO4 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
Reserved
2
GPIO5 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT3 data (OSS_SEL controlled)
1
GPIO5 DIR
RW
0
0: Output
1: Input
0
GPIO5 EN
RW
1
0: TRI-STATE
1: Enabled
23
General Purpose
Control Reg
7:0
GPCR[7]
GPCR[6]
GPCR[5]
GPCR[4]
GPCR[3]
GPCR[2]
GPCR[1]
GPCR[0]
24
BIST
0
BIST_EN
25
BIST_ERR
7:0
BIST_ERR
26
Remote Wake
Enable
7:6
REM_WAKEUP_
EN
RW
5:0
RESERVED
RW
0
7:6
BCC
RW
00'b
5:0
RESERVED
0
Reserved
7:5
RESERVED
0
Reserved
1
1: Disabled (Default)
0: Enabled
0
Reserved
27
3F
BCC
CMLOUT Config
4
3:0
CMLOUT P/N
Enable
0: LOW
1: HIGH
RW
0x00'h
RW
0
R
0x00'h
00'b
RW
RESERVED
27
BIST Enable
0: Normal operation
1: Bist Enable
Bist Error Counter
11: Enable remote wake mode
00: Normal operation mode
Other values are NOT supported.
Reserved
11: Normal operation mode
www.ti.com
DS90UB901Q/DS90UB902Q
Addr
(Hex)
DS90UB901Q/DS90UB902Q
The bidirectional control channel of the DS90UB901Q/902Q
provides bidirectional communication between the image
sensor and Electronic Control Unit (ECU) over the same differential pair used for video data interface. This interface
offers advantages over other chipsets by eliminating the need
for additional wires for programming and control. The bidirectional control channel bus is controlled via an I2C port. The
bidirectional control channel offers asymmetrical communication and is not dependent on video blanking intervals.
Functional Description
The DS90UB901Q/902Q FPD-Link III chipset is intended for
camera applications. The Serializer/ Deserializer chipset operates from a 10 MHz to 43 MHz pixel clock frequency. The
DS90UB901Q transforms a 16-bit wide parallel LVCMOS data bus along with a bidirectional control bus into a single highspeed differential pair. The high-speed serial bit stream
contains an embedded clock and DC-balance information
which enhances signal quality to support AC coupling. The
DS90UB902Q receives the single serial data stream and converts it back into a 16-bit wide parallel data bus together with
the bidirectional control channel data bus.
SERIAL FRAME FORMAT
The DS90UB901Q/902Q chipset will transmit and receive a
pixel of data in the following format:
30113561
FIGURE 21. Serial Bitstream for 28-bit Symbol
The High Speed Forward Channel is a 28-bit symbol composed of 16 bits of data containing camera data & control
information transmitted from Serializer to Deserializer. CLK1
and CLK0 represent the embedded clock in the serial stream.
CLK1 is always HIGH and CLK0 is always LOW. This data
payload is optimized for signal transmission over an AC coupled link. Data is randomized, balanced and scrambled. The
data payload may be checked using a 4-bit CRC function. The
CRC monitors the link integrity of the serialized data and reports when an error condition is detected.
The bidirectional control channel data is transferred along
with the high-speed forward data over the same serial link.
This architecture provides a full duplex low speed back channel across the serial link together with a high speed forward
channel without the dependence of the video blanking phase.
the clock (SCL) and data (SDA) signals. Pull-up resistors or
current sources are required on the SCL and SDA busses to
pull them high when they are not being driven low. A logic zero
is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up
externally. The appropriate pull-up resistor values will depend
upon the total bus capacitance and operating speed. The
DS90UB901Q/902Q I2C bus data rate supports up to 100
kbps according to I2C specification.
To start any data transfer, the DS90UB901Q/902Q must be
configured in the proper I2C mode. Each device can function
as an I2C slave proxy or master proxy depending on the mode
determined by MODE pin. The Ser/Des interface acts as a
virtual bridge between Master controller (MCU) and the remote device. When the MODE pin is set to High, the device
is treated as a slave proxy; acts as a slave on behalf of the
remote slave. When addressing a remote peripheral or Serializer/Deserializer (not wired directly to the MCU), the slave
proxy will forward any byte transactions sent by the Master
controller to the target device. When MODE pin is set to Low,
the device will function as a master proxy device; acts as a
master on behalf of the I2C master controller. Note that the
devices must have complementary settings for the MODE
configuration. For example, if the Serializer MODE pin is set
to High then the Deserializer MODE pin must be set to Low
and vice-versa.
DESCRIPTION OF BIDIRECTIONAL CONTROL BUS AND
I2C MODES
The I2C compatible interface allows programming of the
DS90UB901Q, DS90UB902Q, or an external remote device
(such as a camera) through the bidirectional control channel.
Register
programming
transactions
to/from
the
DS90UB901Q/902Q chipset are employed through the clock
(SCL) and data (SDA) lines. These two signals have opendrain I/Os and both lines must be pulled-up to VDDIO by
external resistor. Figure 4 shows the timing relationships of
30113560
FIGURE 22. Write Byte
www.ti.com
28
FIGURE 23. Read Byte
30113541
FIGURE 24. Basic Operation
30113542
FIGURE 25. START and STOP Conditions
accesses, the “Response Delay” shown is on the order of 12
µs (typical). See Application Note AN-2173 / SNLA131 for
more details.
SLAVE CLOCK STRETCHING
In order to communicate and synchronize with remote devices on the I2C bus through the bidirectional control channel,
slave clock stretching must be supported by the I2C master
controller/MCU. The chipset utilizes bus clock stretching
(holding the SCL line low) during data transmission; where
the I2C slave pulls the SCL line low prior to the 9th clock of
every I2C data transfer (before the ACK signal). The slave
device will not control the clock and only stretches it until the
remote peripheral has responded.
Any remote access involves the clock stretching period following the transmitted byte, prior to completion of the acknowledge bit. Since each byte transferred to the I2C slave
must be acknowledged separately, the clock stretching will be
done for each byte sent by the host controller. For remote
ID[X] ADDRESS DECODER
The ID[x] pin is used to decode and set the physical slave
address of the Serializer/Deserializer (I2C only) to allow up to
six devices on the bus using only a single pin. The pin sets
one of six possible addresses for each Serializer/Deserializer
device. The pin must be pulled to VDD (1.8V, NOT VDDIO))
with a 10 kΩ resistor and a pull down resistor (RID) of the
recommended value to set the physical device address. The
recommended maximum resistor tolerance is 0.1% worst
case (0.2% total tolerance).
29
www.ti.com
DS90UB901Q/DS90UB902Q
30113510
DS90UB901Q/DS90UB902Q
30113543
FIGURE 26. Bidirectional Control Bus Connection
CAMERA MODE OPERATION
In Camera mode, I2C transactions originate from the Master
controller at the Deserializer side (Figure 27). The I2C slave
core in the Deserializer will detect if a transaction is intended
for the Serializer or a slave at the Serializer. Commands are
sent over the bidirectional control channel to initiate the transactions. The Serializer will receive the command and generate an I2C transaction on its local I2C bus. At the same time,
the Serializer will capture the response on the I2C bus and
return the response on the forward channel link. The Deserializer parses the response and passes the appropriate response to the Deserializer I2C bus.
To configure the devices for camera mode operation, set the
Serializer MODE pin to Low and the Deserializer MODE pin
to High. Before initiating any I2C commands, the Deserializer
needs to be programmed with the target slave device addresses and Serializer device address. SER_DEV_ID Register 0x07h sets the Serializer device address and
SLAVE_x_MATCH/SLAVE_x_INDEX
registers
0x08h~0x17h set the remote target slave addresses. In slave
mode the address register is compared with the address byte
sent by the I2C master. If the addresses are equal to any of
registers values, the I2C slave will acknowledge and hold the
bus to propagate the transaction to the target device otherwise it returns no acknowledge.
TABLE 3. ID[x] Resistor Value – DS90UB901Q
ID[x] Resistor Value - DS90UB901Q Ser
Resistor
RID Ω
(±0.1%)
0
GND
Address 7'b
(Note 11)
Address 8'b 0
appended (WRITE)
7b' 101 1000 (h'58) 8b' 1011 0000 (h'B0)
2.0k
7b' 101 1001 (h'59) 8b' 1011 0010 (h'B2)
4.7k
7b' 101 1010 (h'5A) 8b' 1011 0100 (h'B4)
8.2k
7b' 101 1011 (h'5B) 8b' 1011 0110 (h'B6)
12.1k
7b' 101 1100 (h'5C) 8b' 1011 1000 (h'B8)
39.0k
7b' 101 1110 (h'5E) 8b' 1011 1100 (h'BC)
TABLE 4. ID[x] Resistor Value – DS90UB902Q
ID[x] Resistor Value - DS90UB902Q Des
Resistor
RID Ω
(±0.1%)
Address 7'b
(Note 11)
Address 8'b 0
appended (WRITE)
0
GND
7b' 110 0000 (h'60) 8b' 1100 0000 (h'C0)
2.0k
7b' 110 0001 (h'61) 8b' 1100 0010 (h'C2)
4.7k
7b' 110 0010 (h'62) 8b' 1100 0100 (h'C4)
8.2k
7b' 110 0011 (h'63) 8b' 1101 0110 (h'C6)
12.1k
7b' 110 0100 (h'64) 8b' 1101 1000 (h'C8)
39.0k
7b' 110 0110 (h'66) 8b' 1100 1100 (h'CC)
30113540
FIGURE 27. Typical Camera System Diagram
www.ti.com
30
PROGRAMMABLE CONTROLLER
An integrated I2C slave controller is embedded in each of the
DS90UB901Q Serializer and DS90UB902Q Deserializer. It
must be used to access and program the extra features embedded within the configuration registers. Refer to Table 1
and Table 2 for details of control registers.
MULTIPLE DEVICE ADDRESSING
Some applications require multiple camera devices with the
same fixed address to be accessed on the same I2C bus. The
DS90UB901/902 provides slave ID matching/aliasing to generate different target slave addresses when connecting more
than two identical devices together on the same bus. This allows the slave devices to be independently addressed. Each
device connected to the bus is addressable through a unique
ID by programming of the SLAVE_ID_MATCH register on
Deserializer. This will remap the SLAVE_ID_MATCH address
to the target SLAVE_ID_INDEX address; up to 8 ID indexes
are supported. The ECU Controller must keep track of the list
of I2C peripherals in order to properly address the target device. In a camera application, the microcontroller is located
on the Deserializer side. In this case, the microcontroller programs the slave address matching registers and handles all
data transfers to and from all slave I2C devices. This is useful
in the event where camera modules are removed or replaced.
For example in the configuration shown in Figure 28:
• ECU is the I2C master and has an I2C master interface
• The I2C interfaces in DES A and DES B are both slave
interfaces
• The I2C protocol is bridged from DES A to SER A and from
DES B to SER B
• The I2C interfaces in SER A and SER B are both master
interfaces
If master controller transmits I2C slave 0xA0, the DES A address 0xC0 will forward the transaction to remote Camera A.
If the controller transmits slave address 0xA4, the DES B
0xC2 will recognize that 0xA4 is mapped to 0xA0 and will be
transmitted to the remote Camera B. If controller sends command to address 0xA6, the DES B 0xC2 will forward transaction to slave device 0xA2.
The Slave ID index/match is supported only in the camera
mode (SER: MODE pin = L; DES: MODE pin = H). For Multiple
device addressing in display mode (SER: MODE pin = H;
DES: MODE pin = L), use the I2C pass through function.
CRC (CYCLIC REDUNDANCY CHECK) DETECTION
A 4-bit CRC per symbol is reserved for checking the link integrity during transmission. The reporting status pin (PASS)
is provided on the Deserializer side, which flags any mismatch
of data transmitted to and from the remote device. The
Deserializer's PLL must first be locked (LOCK pin HIGH) to
ensure the PASS status is valid. This error detection handling
generates an interrupt signal onto the PASS output pin; notifying the host controller as soon as any errors are identified.
When an error occurs, the PASS asserts LOW. CRC registers
(CRC ERROR B0/B1) are also available for managing the
data error count.
The DS90UB901Q/902Q chipset provides several mechanisms (operations) for ensuring data integrity in long distance
transmission and reception. The data error detection function
offers user flexibility and usability of performing bit-by-bit and
31
www.ti.com
DS90UB901Q/DS90UB902Q
data transmission error checking. The error detection operating modes support data validation of the following signals:
• Bidirectional Channel Control
• Control VSYNC and HSYNC signals across serial link
• Parallel video/pixel data across serial link
DISPLAY MODE OPERATION
In Display mode, I2C transactions originate from the controller
attached to the Serializer. The I2C slave core in the Serializer
will detect if a transaction targets (local) registers within the
Serialier or the (remote) registers within the Deserializer or a
remote slave connected to the I2C master interface of the Deserializer. Commands are sent over the forward channel link
to initiate the transactions. The Deserializer will receive the
command and generate an I2C transaction on its local I2C
bus. At the same time, the Deserializer will capture the response on the I2C bus and return the response as a command
on the bidirectional control channel. The Serializer parses the
response and passes the appropriate response to the Serializer I2C bus.
The physical device ID of the I2C slave in the Serializer is
determined by the analog voltage on the ID[x] input. It can be
reprogrammed by using the DEVICE_ID register and setting
the bit . The device ID of the logical I2C slave in the Deserializer is determined by programming the DES ID in the Serializer. The state of the ID[x] input on the Deserializer is used
to set the device ID. The I2C transactions between Ser/Des
will be bridged between the host controller to the remote
slave.
To configure the devices for display mode operation, set the
Serializer MODE pin to High and the Deserializer MODE pin
to Low. Before initiating any I2C commands, the Serializer
needs to be programmed with the target slave device address
and Serializer device address. DES_DEV_ID Register 0x06h
sets the Deserializer device address and SLAVE_DEV_ID
register 0x7h sets the remote target slave address. If the I2C
slave address matches any of registers values, the I2C slave
will hold the transaction allowing read or write to target device.
Note: In Display mode operation, registers 0x08h~0x17h on
Deserializer must be reset to 0x00.
DS90UB901Q/DS90UB902Q
30113533
FIGURE 28. Multiple Device Addressing
communication to only specific devices on the remote bus.
The feature is effective for both Camera mode and Display
mode.
For example in the configuration shown in Figure 29:
If master controller transmits I2C transaction for address
0xA0, the SER A with I2C pass through enabled will transfer
I2C commands to remote Camera A. The SER B with I2C pass
through disabled, any I2C commands will be bypassed on the
I2C bus to Camera B.
I2C PASS THROUGH
I2C pass-through provides an alternative means to independently address slave devices. The mode enables or disables
I2C bidirectional control channel communication to the remote
I2C bus. This option is used to determine whether or not an
I2C instruction is to be transferred over to the remote I2C device. When enabled, the I2C bus traffic will continue to pass
through and will be received by I2C devices downstream. If
disabled, I2C commands will be blocked to the remote I2C
device. The pass through function also provides access and
www.ti.com
32
DS90UB901Q/DS90UB902Q
30113504
FIGURE 29. I2C Pass Through
tional control channel, there will be a time variation of the
GPIO signals arriving at the different target devices (between
the parallel links). The maximum latency delta (t1) of the GPIO
data transmitted across multiple links is 25 us.
Note: The user must verify that the timing variations between
the different links are within their system and timing specifications.
For example in the configuration shown in (Figure 30):
The maximum time (t1) between the rising edge of GPIO (i.e.
sync signal) arriving at Camera A and Camera B is 25 us.
SYNCHRONIZING MULTIPLE CAMERAS
For applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the General Purpose Input/Output (GPIO) pins to transmit control signals to
synchronize multiple cameras together. To synchronize the
cameras properly, the system controller needs to provide a
field sync output (such as a vertical or frame sync signal) and
the cameras must be set to accept an auxiliary sync input.
The vertical synchronize signal corresponds to the start and
end of a frame and the start and end of a field. Note this form
of synchronization timing relationship has a non-deterministic
latency. After the control data is reconstructed from the birec-
33
www.ti.com
DS90UB901Q/DS90UB902Q
30113553
FIGURE 30. Synchronizing Multiple Cameras
30113554
FIGURE 31. GPIO Delta Latency
GENERAL PURPOSE I/O (GPIO)
The DS90UB901Q/902Q has up to 6 GPIO (2 dedicated and
4 programmable). GPIO[0] and GPIO[1] are always available
and GPIO[2:5] are available depending on the parallel data
bus size. DIN/ROUT[0:3] can be programmed into GPIOs
(GPIO[2:5]) when the parallel data bus is less than 12 bits
wide (10-bit data + HS,VS). Each GPIO can be configured as
either an input or output port. The GPIO maximum switching
rate is up to 66 kHz when configured for communication between Deserializer GPI to Serializer GPO. Whereas data flow
configured for communication between Serializer GPI to Deserializer GPO is limited by the maximum data rate of the
PCLK.
www.ti.com
AT-SPEED BIST (BISTEN, PASS)
An optional AT SPEED Built in Self Test (BIST) feature supports at speed testing of the high-speed serial and the bidirectional control channel link. Control pins at the Deserializer
are used to enable the BIST test mode and allow the system
to initiate the test and set the duration. A HIGH on PASS pin
indicates that all payloads received during the test were error
free during the BIST duration test. A LOW on this pin at the
conclusion of the test indicates that one or more payloads
were detected with errors.
The BIST duration is defined by the width of BISTEN. BIST
starts when Deserializer LOCK goes HIGH and BISTEN is set
HIGH. BIST ends when BISTEN goes LOW. Any errors detected after the BIST Duration are not included in PASS logic.
34
The following diagram shows how to perform system AT
SPEED BIST:
30113545
FIGURE 32. AT-SPEED BIST System Flow Diagram
Deserializer will communicate through the bidirectional control channel to configure Serializer into BIST mode. Once the
BIST mode is set, the Serializer will initiate BIST transmission
to the Deserializer.
Wait 10 ms for Deserializer to acquire lock and then monitor
the LOCK pin transition from LOW to HIGH. At this point, AT
SPEED BIST is operational and the BIST process has begun.
The Serializer will start transfer of an internally generated
PRBS data pattern through the high speed serial link. This
pattern traverses across the interconnecting link to the Deserializer. Check the status of the PASS pin; a HIGH indicates
a pass, a LOW indicates a fail. A fail will stay LOW for ½ a
clock cycle. If two or more bits in the serial frame fail, the
PASS pin will toggle ½ clock cycle HIGH and ½ clock cycle
low. The user can use the PASS pin to count the number of
fails on the high speed link. In addition, there is a defined SER
and DES register that will keep track of the accumulated error
count. The Serializer 901 GPIO[0] pin will be assigned as a
PASS flag error indicator for the bidirectional control channel
link.
Step 1: Place the Deserializer in BIST Mode.
Serializer and Deserializer power supply must be supplied.
Enable the AT SPEED BIST mode on the Deserializer by setting the BISTEN pin High. The 902 GPIO[1:0] pins are used
to select the PCLK frequency of the on-chip oscillator for the
BIST test on high speed data path.
TABLE 5. BIST Oscillator Frequency Select
Des GPIO
[1:0]
Oscillator
Source
min
typ
max
(MHz) (MHz) (MHz )
00
External PCLK
01
Internal
10
50
43
10
Internal
25
11
Internal
12.5
The Deserializer GPIO[1:0] set to 00 will bypass the on-chip
oscillator and an external oscillator to Serializer PCLK input
is required. This allows the user to operate BIST under different frequencies other than the predefined ranges.
Step 2: Enable AT SPEED BIST by placing the Serializer into
BIST mode.
35
www.ti.com
DS90UB901Q/DS90UB902Q
Note: AT-SPEED BIST is only available in the Camera mode
and not the Display mode
DS90UB901Q/DS90UB902Q
30113564
FIGURE 33. BIST Timing Diagram
Step 3: Stop at SPEED BIST by turning off BIST mode in the
Deserializer to determine Pass/Fail.
To end BIST, the system must pull BISTEN pin of the Deserializer LOW. The BIST duration is fully defined by the BIS-
TEN width and Deserializer LOCK is HIGH; thus the Bit Error
Rate is determined by how long the system holds BISTEN
HIGH.
30113505
FIGURE 34. BIST BER Calculation
For instance, if BISTEN is held HIGH for 1 second and the
PCLK is running at 43 MHz with 16 bpp, then the Bit Error
Rate is no better than 1.46E-9.
Step 4: Place system in Normal Operating Mode by disabling
BIST at the Serializer.
Once Step 3 is complete, AT SPEED BIST is over and the
Deserializer is out of BIST mode. To fully return to Normal
mode, apply Normal input data into the Serializer.
Any PASS result will remain unless it is changed by a new
BIST session or cleared by asserting and releasing PDB. The
default state of PASS after a PDB toggle is HIGH.
It is important to note that AT SPEED BIST will only determine
if there is an issue on the link that is not related to the clock
and data recovery of the link (whose status is flagged with
LOCK pin).
www.ti.com
LVCMOS VDDIO OPTION
1.8V or 3.3V SER Inputs and DES Outputs are user seletable
to provide compatibility with 1.8V and 3.3V system interfaces.
REMOTE WAKE UP (Camera Mode)
After initial power up, the Serializer is in a low-power Standby
mode. The Deserializer (controlled by ECU/MCU) 'Remote
Wake-up' register allows the Deserializer side to generate a
signal across the link to remotely wake-up the Serializer.
Once the Serializer detects the wake-up signal Serializer
switches from Standby mode to active mode. In active mode,
the Serializer locks onto PCLK input (if present), otherwise
the on-chip oscillator is used as the input clock source. Note
the MCU controller should monitor the Deserializer LOCK pin
and confirm LOCK = H before performing any I2C communication across the link.
For Remote Wake-up to function properly:
36
ization is controlled via register setting. Note this function can
be observed at the CMLOUTP/N test port enabled via the
control registers.
The chipset needs to be configured in Camera mode:
Serializer MODE = 0 and Deserializer MODE = 1
• Serializer expects remote wake-up by default at power on.
• Configure the control channel driver of the Deserializer to
be in remote wake-up mode by setting Deserializer
Register 0x26h = 0xC0h.
• Perform remote wake-up on Serializer by setting
Deserializer Register 0x01 b[2] = 1
• Return the control channel driver of the Deserializer to the
normal operation mode by setting Deserializer Register
0x26h = 0x00h
• Configure the control channel driver of the Deserializer to
be in normal operation mode by setting Deserializer
Register 0x27h = 0xC0h.
Serializer can also be put into standby mode by programming
the Deserializer remote wake-up control register 0x01 b[2]
REM_WAKEUP to 0.
EMI REDUCTION
Des - Receiver Staggered Output
The Receiver staggered outputs allows for outputs to switch
in a random distribution of transitions within a defined window.
Outputs transitions are distributed randomly. This minimizes
the number of outputs switching simultaneously and helps to
reduce supply noise. In addition it spreads the noise spectrum
out reducing overall EMI.
Des Spread Spectrum Clocking
The DS90UB902Q parallel data and clock outputs have programmable SSCG ranges from 9 kHz–66 kHz and ±0.5%–
±2% from 20 MHz to 43 MHz. The modulation rate and modulation frequency variation of output spread is controlled
through the SSC control registers.
POWERDOWN
The SER has a PDB input pin to ENABLE or Powerdown the
device. The modes can be controlled by the host and is used
to disable the Link to save power when the remote device is
not operational. An auto mode is also available. In this mode,
the PDB pin is tied High and the SER switches over to an
internal oscillator when the PCLK stops or not present. When
a PCLK starts again, the SER will then lock to the valid input
PCLK and transmits the data to the DES. In powerdown
mode, the high-speed driver outputs are static (High).
The DES has a PDB input pin to ENABLE or Powerdown the
device. This pin can be controlled by the system and is used
to disable the DES to save power. An auto mode is also available. In this mode, the PDB pin is tied High and the DES will
enter powerdown when the serial stream stops. When the
serial stream starts up again, the DES will lock to the input
stream and assert the LOCK pin and output valid data. In
powerdown mode, the Data and PCLK outputs are set by the
OSS_SEL control register.
PIXEL CLOCK EDGE SELECT (TRFB/RRFB)
The TRFB/RRFB selects which edge of the Pixel Clock is
used. For the SER, this register determines the edge that the
data is latched on. If TRFB register is 1, data is latched on the
Rising edge of the PCLK. If TRFB register is 0, data is latched
on the Falling edge of the PCLK. For the DES, this register
determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If
RRFB register is 0, data is strobed on the Falling edge of the
PCLK.
30113551
POWER UP REQUIREMENTS AND PDB PIN
It is required to delay and release the PDB input signal after
VDD (VDDn and VDDIO) power supplies have settled to the
recommended operating voltages. A external RC network can
be connected to the PDB pin to ensure PDB arrives after all
the VDD have stabilized.
FIGURE 35. Programmable PCLK Strobe Select
SIGNAL QUALITY ENHANCERS
Des - Receiver Input Equalization (EQ)
The receiver inputs provided input equalization filter in order
to compensate for loss from the media. The level of equal-
37
www.ti.com
DS90UB901Q/DS90UB902Q
•
DS90UB901Q/DS90UB902Q
nal AC coupling capacitors must be placed in series in the
FPD-Link III signal path as illustrated in Figure 36.
Applications Information
AC COUPLING
The SER/DES supports only AC-coupled interconnects
through an integrated DC balanced decoding scheme. Exter-
30113538
FIGURE 36. AC-Coupled Connection
For high-speed FPD-Link III transmissions, the smallest available package should be used for the AC coupling capacitor.
This will help minimize degradation of signal quality due to
package parasitics. The I/O’s require a 100 nF AC coupling
capacitors to the line.
TYPICAL APPLICATION CONNECTION
Figure 37 shows a typical connection of the DS90UB901Q
Serializer.
30113555
FIGURE 37. DS90UB901Q Typical Connection Diagram — Pin Control
www.ti.com
38
DS90UB901Q/DS90UB902Q
Figure 38 shows a typical connection of the DS90UB902Q
Deserializer.
30113556
FIGURE 38. DS90UB902Q Typical Connection Diagram — Pin Control
39
www.ti.com
DS90UB901Q/DS90UB902Q
the electrical environment (e.g. power stability, ground noise,
input clock jitter, PCLK frequency, etc.) and the application
environment.
The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential
eye opening of the CMLOUT P/N output. A differential probe
should be used to measure across the termination resistor at
the CMLOUT P/N pins.
For obtaining optimal performance, we recommend:
• Use Shielded Twisted Pair (STP) cable
• 100Ω differential impedance and 24 AWG (or lower AWG)
cable
• Low skew, impedance matched
• Ground and/or terminate unused conductors
Figure 39 shows the Typical Performance Characteristics
demonstrating various lengths and data rates using Rosenberger HSD and Leoni DACAR 538 Cable.
TRANSMISSION MEDIA
The Ser/Des chipset is intended to be used over a wide variety
of balanced cables depending on distance and signal quality
requirements. The Ser/Des employ internal termination providing a clean signaling environment. The interconnect for
FPD-Link III interface should present a differential impedance
of 100 Ohms. Use of cables and connectors that have
matched differential impedance will minimize impedance discontinuities. Shielded or un-shielded cables may be used
depending upon the noise environment and application requirements. The chipset's optimum cable drive performance
is achieved at 43 MHz at 10 meters length. The maximum
signaling rate increases as the cable length decreases.
Therefore, the chipset supports 50 MHz at shorter distances.
Other cable parameters that may limit the cable's performance boundaries are: cable attenuation, near-end crosstalk
and pair-to-pair skew. The maximum length of cable that can
be used is dependant on the quality of the cable (gauge,
impedance), connector, board (discontinuities, power plane),
30113557
*Note: Equalization is enabled for cable lengths greater than 7 meters
FIGURE 39. Rosenberger HSD & Leoni DACAR 538 Cable Performance
bypass capacitors connected to the plane with via on both
ends of the capacitor. Connecting power or ground pins to an
external bypass capacitor will increase the inductance of the
path.
A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces
the parasitic inductance of the capacitor. The user must pay
attention to the resonance frequency of these external bypass
capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to
achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common
practice to use two vias from power and ground pins to the
planes, reducing the impedance at high frequency.
Some devices provide separate power for different portions
of the circuit. This is done to isolate switching noise effects
between different sections of the circuit. Separate planes on
the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected
to which power pin pairs. In some cases, an external filter
many be used to provide clean power to sensitive circuits
such as PLLs.
Use at least a four layer board with a power and ground plane.
Locate LVCMOS signals away from the differential lines to
PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS
Circuit board layout and stack-up for the Ser/Des devices
should be designed to provide low-noise power feed to the
device. Good layout practice will also separate high frequency
or high-level inputs and outputs to minimize unwanted stray
noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2
to 4 mils) for power / ground sandwiches. This arrangement
provides plane capacitance for the PCB power system with
low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement
of external bypass capacitors less critical. External bypass
capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of
0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF
to 10 uF range. Voltage rating of the tantalum capacitors
should be at least 5X the power supply voltage being used.
Surface mount capacitors are recommended due to their
smaller parasitics. When using multiple capacitors per supply
pin, locate the smaller value closer to the pin. A large bulk
capacitor is recommend at the point of power entry. This is
typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power
and ground pins directly to the power and ground planes with
www.ti.com
40
Use the S/2S/3S rule in spacings
– S = space between the pair
– 2S = space between pairs
– 3S = space to LVCMOS signal
• Minimize the number of Vias
• Use differential connectors when operating above
500Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
Additional general guidance can be found in the LVDS
Owner’s Manual - available in PDF format from the Texas Instruments web site at: www.ti.com/lvds
INTERCONNECT GUIDELINES
See Application Notes AN-1108 / SNLA008 and AN-905 /
SNLA035 for full details.
• Use 100Ω coupled differential pairs
41
www.ti.com
DS90UB901Q/DS90UB902Q
•
prevent coupling from the LVCMOS lines to the differential
lines. Closely-coupled differential lines of 100 Ohms are typically recommended for differential interconnect. The closely
coupled lines help to ensure that coupled noise will appear as
common-mode and thus is rejected by the receivers. The
tightly coupled lines will also radiate less.
Information on the LLP style package is provided in Application Note: AN-1187 / SNOA401Q.
DS90UB901Q/DS90UB902Q
Revision History
04/17/2012
•
•
•
•
•
•
•
•
•
•
•
•
•
Added CMLOUT P/N to Deserializer Pin Descriptions
Added CMLOUT P/N to Deserializer Pin Diagram
Added ESD CDM and ESD MM values
Added 3.3V I/O VOH conditions: IOH = -4 mA
Corrected 3.3V I/O VOL conditions: IOL = +4 mA
Changed NSID DS90UB901/902QSQX to qty 2500
Added “Only used when VDDIOCONTROL = 0” note for Deserializer Register 0x03 bit[4] description
Added Register 0x27 BCC in Deserializer Register table
Added Register 0x3F CML Output in Deserializer Register table
Updated SLAVE CLOCK STRETCHING in Functional Description section
Updated REMOTE WAKE UP (Camera Mode) procedure in Functional Description section
Updated Des - Receiver Input Equalization (EQ) in Functional Description section
Updated TRANSMISSION MEDIA in Applications Information section
www.ti.com
42
DS90UB901Q/DS90UB902Q
Physical Dimensions inches (millimeters) unless otherwise noted
DS90UB901Q Serializer
Package Number SQA32A
DS90UB902Q Deserializer
Package Number SQA40A
43
www.ti.com
DS90UB901Q/DS90UB902Q 10 - 43MHz 14 Bit Color FPD-Link III Serializer and Deserializer with
Bidirectional Control Channel
Notes
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated