EVAL6470H
Fully integrated stepper motor driver mounting the L6470
Data brief
Description
The EVAL6470H demonstration board is a fully
integrated microstepping motor driver. In
combination with the STEVAL-PCC009V2
communication board and the SPIN evaluation
software, the board allows the user to investigate
all the features of the L6470 device. In particular,
the board can be used to check the voltage mode
driving and to regulate the L6470 parameters in
order to fit the application requirements.
The EVAL6470H supports the daisy chain
configuration making it suitable for the evaluation
of the L6470 in multi motor applications.
Features
Voltage range from 8 V to 45 V
Phase current up to 3 Arms.
SPI with daisy chain feature
Socket for external resonator or crystal
SW input
FLAG and BUSY LED indicators
Adjustable supply voltage compensation
Suitable to be used in combination with
STEVAL-PCC009V2
March 2015
DocID022736 Rev 3
For further information contact your local STMicroelectronics sales office.
1/11
www.st.com
Board description
EVAL6470H
Board description
Table 1. EVAL6470H specifications
Parameter
Value
Supply voltage (VS)
8 to 45 V
Maximum output current (each phase)
3 Ar.m.s.
Logic supply voltage (VREG)
Externally supplied: 3.3 V, internally supplied: 3 V
(typ.)
Logic interface voltage (VDD)
Externally supplied: 3.3 V or 5 V, internally supplied:
VREG
Low level logic inputs voltage
0V
High level logic input voltage
VDD(1)
Operating temperature
-25 to +125 °C
L6470H thermal resistance junction to ambient
21 °C/W (typ.)
1. All logic inputs are 5 V tolerant.
Figure 1. Jumpers and connectors location
FLAG LED
(Red)
Application reference
area
Power supply connector
(8 V - 45 V)
BUSY LED
(Amber)
JP1: VDD supply from
master SPI connector
JP3: Daisy chain
termination
Slave SPI
connector
Master SPI
connector
JP2: VDD to VREG
connection
External switch connector
(SW input)
Motor supply voltege
compensation
partitioning regulation
(ADCIN input)
OSCIN/OSCOUT
connector
Phase A connector
Phase B connector
AM11330v1
2/11
DocID022736 Rev 3
EVAL6470H
Board description
Table 2. Jumpers and connectors description
Name
Type
Function
J1
Power supply
Motor supply voltage
J5
Power output
Bridge A outputs
J6
Power output
Bridge B outputs
J2
SPI connector
Master SPI
J3
SPI connector
Slave SPI
J4
NM connector
OSCIN and OSCOUT pins
J7
NM connector
External switch input
TP1 (VS)
Test point
Motor supply voltage test point
TP4 (VDD)
Test point
Logic interface supply voltage test point
TP5 (VREG)
Test point
Logic supply voltage/L6470 internal regulator test point
TP6 (GND)
Test point
Ground test point
TP2 (STCK)
Test point
Step clock input test point
TP3 (STBY/RES)
Test point
Standby/reset input test point
TP7 (FLAG)
Test point
FLAG output test point
TP8 (BUSY/SYNC)
Test point
BUSY/SYNC output test point
Table 3. Master SPI connector pinout (J10)
Pin number
Type
Description
1
Open drain output
L6470 BUSY/SYNC output
2
Open drain output
L6470 FLAG output
3
Ground
Ground
4
Supply
EXT_VDD (can be used as external logic power supply)
5
Digital output
SPI “Master In Slave Out” signal (connected to L6470 SDO
output through daisy chain termination jumper JP2)
6
Digital input
SPI serial clock signal (connected to L6470 CK input)
7
Digital input
SPI “Master Out Slave In” signal (connected to L6470 SDI
input)
8
Digital input
SPI slave select signal (connected to L6470 CS input)
9
Digital input
L6470 step-clock input
10
Digital input
L6470 STBY/RST input
DocID022736 Rev 3
3/11
11
Board description
EVAL6470H
Table 4. SPI connector pinout (J11)
4/11
Pin number
Type
Description
1
Open drain output
L6470 BUSY/SYNC output
2
Open drain output
L6470 FLAG output
3
Ground
Ground
4
Supply
EXT_VDD (can be used as external logic power supply)
5
Digital output
SPI “Master In Slave Out” signal (connected to pin 5 of J10)
6
Digital input
SPI serial clock signal (connected to L6470 CK input)
7
Digital input
SPI “Master Out Slave In” signal (connected to L6470 SDO
output)
8
Digital input
SPI slave select signal (connected to L6470 CS input)
9
Digital input
L6470 step-clock input
10
Digital input
L6470 STBY/RST input
DocID022736 Rev 3
5
N
5
.
5
N
DocID022736 Rev 3
/('5('
)/$*
/('$0%(5
'/
%86<
6:
10
5
5
'*1'
-
&6
&.
6',
6'2
&
Q)9
96
287%
287%
287$
287$
&
Q)9
6:
73
&
Q)9
73
9''
*1'
&
X)9
(;7B9''
&.
Q&6
67%<B5(6(7
)/$*
9''
63, B 287
-
'/
73
%86<
Q&6
&.
6',
6'2
67&.
67%<B5(6
)/$*
%86<B6<1&
(3$'
73
67&.
$'&,1
6:
26&287
26&,1
Q)9
'
%$9
/
&
Q)9
8
9''
$'&,1
6:
26&287
9'' 95(*
95(*
$*1'
)/ $*
26&,1
&$
X)9
&
&3
3*1'
3*1'
'
%=;%9
-
10
0,62
6'2
67&.
%86<
&
S)9
5
N
&
96
237,21
73
(;7B9''
67%< 5(6
&.
Q&6
67%<B5(6(7
)/$*
9%227
&
S)9
5
N
X)9
63, B , 1
-
&
Q)9
96
73
9''
9''
&
Q)9
67&.
0,62
6',
67&.
%86<
&
S)9
5
N
&
Q)9
67%<B5(6(7
)/$*
%86<
&
Q)9
$SSOLFDWLRQUHIHUHQFH
96
96%
96%
96$
96$
5
96
96
9''
*1'
-
73
95(*
&
Q)9
73
-3
95(*
0,62
(;7B9''
&
X)9
-3
9''
6'2
-3
$
$
%
%
-
-
95(*
EVAL6470H
Board description
Figure 2. EVAL6470H - schematic
$0Y
5/11
11
Board description
EVAL6470H
Table 5. EVAL6470H - bill of material
Item
Quantity
Reference
Value
Package
1
1
C1
220 nF/16 V
CAPC-0603
2
2
C2, C4
100 nF/6.3 V
CAPC-0603
3
1
C3
10 µF/6.3 V
CAPC-3216
4
1
C5
47 µF/6.3 V
CAPC-3216
5
1
C6
10 nF/50 V
CAPC-0603
6
4
C7, C8, C15, C16
100 nF/50 V
CAPC-0603
7
1
C9A
100 µF/63 V
CAPE-R8H12-P35
8
1
C9
100 µF/63 V
CAPES-R10HXX
9
3
C10, C11, C12
100 pF/6.3 V
CAPC-0603
10
1
C13
3.3 nF/6.3 V
CAPC-0603
11
1
C14
10 nF/6.3 V
CAPC-0603
12
1
DL1
LED diode (red)
LEDC-0805
13
1
DL2
LED diode (amber)
LEDC-0805
14
1
D1
BAV99
SOT23
15
1
D2
BZX585-B3V6(1)
SOD523
16
1
JP1
Jumper - OPEN
JP2SO
17
2
JP2, JP3
Jumper - CLOSED
JP2SO
18
3
J1, J5, J6
Screw connector 2 poles
MORSV-508-2P
19
2
J2, J3
20
2
J4, J7
N.M.
STRIP254P-M-2
21
1
R1
31.6 k
RESC-0603
22
1
R2
200 k
TRIMM-100 x5 0 x110 64 W
23
1
R3
8.2 k
RESC-0603
24
3
R4, R5, R6
39 k
RESC-0603
25
2
R7, R9
470
RESC-0603
26
1
R8
100
RESC-0603
27
8
TP1, TP2, TP3, TP4, TP5,
TP6, TP7, TP8
Test point
TH
28
1
U1
L6470H
HTSSOP28
6/11
Pol. IDC male header vertical 10
CON-FLAT-5 x 2-180 M
poles
DocID022736 Rev 3
EVAL6470H
Board description
Figure 3. EVAL6470H - layout (top layer)
$0Y
Figure 4. EVAL6470H - layout (inner layer 2)
$0Y
DocID022736 Rev 3
7/11
11
Board description
EVAL6470H
Figure 5. EVAL6470H - layout (inner layer 3)
$0Y
Figure 6. EVAL6470H - layout (bottom layer)
$0Y
8/11
DocID022736 Rev 3
EVAL6470H
Board description
Thermal data
Figure 7. Thermal impedance graph
Zth
25
Zth(°C/W)
20
15
10
5
0
1
10
Time(seconds)
100
1000
AM11339v1
DocID022736 Rev 3
9/11
11
Revision history
EVAL6470H
Revision history
Table 6. Document revision history
10/11
Date
Revision
Changes
25-Jan-2012
1
Initial release.
23-Apr-2012
2
Updated information:
Table 2 for connector TP3 (STBY/RES).
Table 3, and Table 4 description changed for pin 1and pin10
Table 5 for item15.
Updated:
Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 7.
18-Mar-2015
3
Replaced “dSPIN” by “SPIN” in Section : Description on page 1.
Removed Figure 3. “EVAL6470H - layout (silk screen)” from page 7.
Minor modifications throughout document.
DocID022736 Rev 3
EVAL6470H
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2015 STMicroelectronics – All rights reserved
DocID022736 Rev 3
11/11
11