638

 Model 638 Ultra Low Jitter LVPECL or LVDS Clock Features 






Ceramic Surface Mount Package Ultra Low Phase Jitter Performance, 100fs Typical Fundamental or 3rd Overtone Crystal Design Frequency Range 80 – 170MHz * +2.5V or +3.3V Operation Output Enable Standard Tape and Reel Packaging, EIA‐418 Part Dimensions: 7.0 × 5.0 × 2.0mm • 178.462mg Applications 



SerDes Storage Area Networking Broadband Access SONET/SDH/DWDM 



PON Ethernet/GbE/SyncE Fiber Channel Test and Measurement Standard Frequencies, 100fs Maximum ‐ 125.00MHz ‐ 156.25MHz ‐ 155.52MHz ‐ 161.1328MHz * Check with factory for availability. Description CTS Model 638 is a low cost, high performance clock oscillator supporting differential LVPECL or LVDS outputs. Employing the latest IC technology, M638 has excellent stability and low jitter/phase noise performance. Ordering Information
Model
Output Type
638
P
Code
P
L
E
V
Frequency Stability
3
Frequency Code
[MHz]
X X X or X X XX
Output
LVPECL ‐ Pin 1 Enable
LVDS ‐ Pin 1 Enable
LVPECL ‐ Pin 2 Enable
LVDS ‐ Pin 2 Enable
Stability
Code
6
5
3
2
Code
Temperature Range
I
Code
2
3
2
±20ppm ±25ppm
±50ppm
±100ppm
Frequency
Supply
Voltage
3
Code Temp. Range
‐10°C to +60°C
A
‐20°C to +70°C
C
‐40°C to +85°C
I
1
Product Frequency Code Packaging
T
Voltage
+2.5Vdc
+3.3Vdc
Packing
Code
1k pcs./reel
T
Notes:
1] Refer to document 016‐1454‐0, Frequency Code Tables. 3‐digits for frequencies <100MHz, 4‐digits for frequencies 100MHz or greater.
2] Consult factory for availability of 6I Stability/Temperature combination.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
DOC# 008‐0539‐0 Rev. A Page 1 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Electrical Specifications Operating Conditions
P ARAMETER
SYMBO L
CO NDITIO NS
MIN
TYP
MAX
UNIT
Maximum Supply Voltage
VCC
‐
‐0.5
‐
5.0
V
Supply Voltage
VCC
±5%
2.375
2.5
2.625
3.135
3.3
3.465
ICC
Maximum Load
‐
55
88
‐
45
66
V
Supply Curren t
LVP ECL
LVDS
O perating Temperature
Storage Temperature
‐20
+70
+25
mA
TA
‐
TSTG
‐
‐40
‐
+125
°C
SYMBO L
CO NDITIO NS
MIN
TYP
MAX
UNIT
fO
‐
‐40
+85
°C
Frequency Stability
P ARAMETER
Freq uenc y Range
LVP ECL
80 ‐ 170
Freq uenc y Stability
[Note 1]
Agin g
MHz
80 ‐ 170
LVDS
20, 25, 50 or 100
Δf/fO
‐
Δf/f25
First Year @ +25°C, nominal VCC
±ppm
‐3
‐
3
ppm
MIN
TYP
MAX
UNIT
Ohms
1.] Inc lusive of initial toleranc e at time of shipment, c hanges in supply voltage, load, temperature and 1st year aging.
Output Parameters
P ARAMETER
SYMBO L
CO NDITIO NS
LVPECL
O utput Ty pe
‐
‐
O utput Load
RL
Terminated to VCC ‐ 2.0V
VOH
O utput Voltage Levels
VOL
VOH
VOL
PECL Load, ‐20°C to +70°C
PECL Load, ‐40°C to +85°C
‐
‐
50
‐
VCC ‐ 1.025
‐
VCC ‐ 0.880
VCC ‐ 1.810
‐
VCC ‐ 1.620
VCC ‐ 1.085
‐
VCC ‐ 0.880
VCC ‐ 1.830
‐
VCC ‐ 1.555
V
V
O utput Duty Cyc le
SYM
@ VCC ‐ 1.3V
45
‐
55
%
Rise and Fall Time
TR, TF
@ 20%/80% Levels, RL = 50 Ohms
‐
0.3
0.7
ns
Ohms
LVDS
O utput Ty pe
‐
‐
O utput Load
RL
Between Outputs
O utput Voltage Levels
VOH
VOL
LVDS Load
‐
‐
100
‐
‐
1.43
1.60
0.90
1.10
‐
V
O utput Duty Cyc le
SYM
@ 1.25V
45
‐
55
%
Differential O utput Voltage
VOD
RL = 100 Ohms
247
330
454
mV
VOS
LVDS Load
1.125
1.25
1.375
V
TR, TF
@ 20%/80% Levels, RL = 100 Ohms
‐
0.4
0.7
ns
O ffset Voltage
Rise and Fall Time
DOC# 008‐0539‐0 Rev. A Page 2 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Electrical Specifications Output Parameters
P ARAMETER
SYMBO L
CO NDITIO NS
MIN
TYP
MAX
UNIT
TS
Application of VCC
‐
2
5
ms
Start Up Time
Enable Func tion [Stand by]
Enable Input Voltage
VIH
Pin 1 or 2 Logic '1', Output Enabled
0.7VCC
‐
‐
V
Disable Input Voltage
VIL
Pin 1 or 2 Logic '0', Output Disabled
‐
‐
0.3VCC
V
Disable Time
TPLZ
Pin 1 or 2 Logic '0', Output Disabled
‐
‐
200
ns
Enable Time
TPLZ
Pin 1 or 2 Logic '1', Output Enabled
‐
‐
2
ms
80 ‐ 124.9MHz, Bandwidth 12 kHz ‐ 20 MHz
‐
‐
200
fs
‐
100
fs
P hase Jitter, RMS
tjrms
P eriod Jitter, pk‐p k
125 ‐ 170MHz, Bandwidth 12 kHz ‐ 20 MHz
pjpk‐pk
‐
‐
2.6
‐
ps
pjrms
‐
‐
25
‐
ps
P eriod Jitter, RMS
Enable Truth Table Pin 1 or Pin 2 Pin 4 & Pin 5 Logic ‘1’ Open Logic ‘0’ Output Output High Imp. Test Circuit LVDS LVPECL Output Waveform LVPECL or LVDS DOC# 008‐0539‐0 Rev. A Page 3 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Electrical Specifications Performance Data Phase Noise [typical] 125.00MHz, LVPECL, VCC = 3.3V, TA = +25°C 156.25MHz, LVPECL, VCC = 3.3V, TA = +25°C DOC# 008‐0539‐0 Rev. A Page 4 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Electrical Specifications Performance Data Phase Noise [typical] 156.25MHz, LVDS, VCC = 3.3V, TA = +25°C Phase Noise Tabulated Typical, VCC = 3.3V, TA = +25°C P ARAMETER
SYMBO L
CO NDITIO NS
TYP
UNIT
P ARAMETER
LVP ECL @ 1 2 5 .0 0 MHz
P h ase No ise
Single Side Band
‐
P h ase Jitter, RMS
P ARAMETER
SYMBO L
CO NDITIO NS
TYP
UNIT
LVP ECL @ 1 5 6 .2 5 MHz
P hase Noise
Single Side Band
@ 10Hz
‐79.62
@ 10Hz
‐75.60
@ 100Hz
‐107.25
@ 100Hz
‐103.54
@ 1kHz
‐135.31
@ 10kHz
‐146.45
dBc/Hz
‐
@ 1kHz
‐132.26
@ 10kHz
‐149.09
‐155.26
@ 100kHz
‐151.59
@ 100kHz
@ 1MHz
‐152.31
@ 1MHz
‐155.33
@ 5MHz
‐153.73
@ 20MHz
‐158.39
tjrms
Integration Bandwidth 12kHz ‐ 20MHz
89.77
fs
SYMBO L
CO NDITIO NS
TYP
UNIT
P hase Jitter, RMS
tjrms
Integration Bandwidth 12kHz ‐ 20MHz
77.86
dBc/Hz
fs
LVDS @ 1 5 6 .2 5 MHz
P h ase No ise
Single Side Band
‐
P h ase Jitter, RMS
tjrms
@ 10Hz
‐71.41
@ 100Hz
‐103.93
@ 1kHz
‐128.68
@ 10kHz
‐145.73
@ 100kHz
‐155.28
@ 1MHz
‐154.78
@ 20MHz
‐157.92
Integration Bandwidth 12kHz ‐ 20MHz
82.99
dBc/Hz
fs
DOC# 008‐0539‐0 Rev. A Page 5 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Mechanical Specifications Package Drawing Marking Information 1. ** ‐ Manufacturing Site Code. 2. YYWW – Date Code; YY – year, WW – week. 3. O – Output Type; P or E = LVPECL, L or V = LVDS. 4. ST – Frequency Stability/Temperature Code. [Refer to Ordering Information] 5. V – Voltage Code; 3 = 3.3V, 2 = 2.5V. 6. xxxx – Frequency Code. 3‐digits, frequencies below 100MHz 4‐digits, frequencies 100MHz or greater [See document 016‐1454‐0, Frequency Code Tables.] CTS**YYWW 638OSTV ● xxxx Recommended Pad Layout Notes 1. JEDEC termination code (e4). Barrier‐plating is nickel [Ni] with gold [Au] flash plate. 2. Reflow conditions per JEDEC J‐STD‐020; +260°C maximum, 20 seconds. 3. MSL = 1. Pin Assignments Pin Symbol Function 1 2 3 4 5 6 EOH or N.C. N.C. or EOH GND Output Output VCC Enable [std] or No Connect No Connect or Enable [opt] Circuit & Package Ground RF Output Complimentary RF Output Supply Voltage DOC# 008‐0539‐0 Rev. A Page 6 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. Model 638 Ultra Low Jitter LVPECL or LVDS Clock Packaging ‐ Tape and Reel Tape Drawing Reel Drawing Notes 1. Device quantity is 1k pieces maximum per 180mm reel. 2. Complete CTS part number, frequency value and date code information must appear on reel and carton labels. DOC# 008‐0539‐0 Rev. A Page 7 of 7 ©2015 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. 
Similar pages