AD7792/AD7793 Key Sheet PDF

Key Sheet
AD7792/AD7793
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Highlights of the AD7792/AD7793—3-Channel, Low Noise, Low Power,
16-/24-Bit Sigma-Delta ADCs with On-Chip In-Amp and Reference
GND
AVDD
REFIN(+)/AIN3(+) REFIN(–)/AIN3(–)
VBIAS
BAND GAP
REFERENCE
GND
AVDD
AIN1(+)
AIN1(–)
AIN2(+)
AIN2(–)
MUX
BUF
Σ-Δ
ADC
IN-AMP
SERIAL
INTERFACE
AND
CONTROL
LOGIC
AVDD GND
DIN
SCLK
CS
DVDD
AD7792: 16-BIT
AD7793: 24-BIT
INTERNAL
CLOCK
IOUT2
11263-001
IOUT1
DOUT/RDY
CLK
Figure 1. Functional Block Diagram
GENERAL DESCRIPTION
FEATURES AND BENEFITS
This key sheet provides users with an overview of the AD7792/
AD7793. Key attributes of the parts include the following:
The AD7792/AD7793 offer the following features and benefits:
1
•
•
•
•
•
•
•
1
Designed for the measurement of wide dynamic range,
low frequency signals, such as those in thermocouple and
resistance temperature detector (RTD) measurements, gas
analysis, industrial process control, blood analysis, and
portable instrumentation.
Low power, flexible, high performance, low noise, 16-/24-bit
sigma-delta (Σ-Δ) ADC suitable for converting low input
bandwidth analog signals with a fully flexible output data
rate (ODR) between 4.17 SPS and 470 SPS.
An on-chip low noise instrumentation amplifier allows
signals of small amplitude to interface directly to the ADC.
Combines three differential input channels with low power
consumption.
With an ODR of 4.17 SPS and a gain of 64, the AD7792/
AD7793 boast an rms noise of 40 nV.
Contains a precision low noise, low drift internal band gap
reference and can accept an external differential reference.
Available in a 16-lead TSSOP package, allowing a reduced
board size.
•
•
•
•
•
•
•
•
Simultaneous 50 Hz and 60 Hz rejection at 16.7 SPS ODR
Programmable gains of 1, 2, 4, 8, 16, 32, 64, and 128
Internal and system calibration on chip
Option of 64 kHz internal clock or external clock
Ultralow noise performance across the ODR range
Fully compatible with SPI, QSPI™, MICROWIRE®, and DSP
SPI configuration control
3-wire serial digital interface (Schmitt trigger on SCLK)
This document provides users with an overview of the AD7792/AD7793; it is not a notice of performance or intent. Refer to the AD7792/AD7793 data sheet for
performance and more specific information about these products.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2013 Analog Devices, Inc. All rights reserved.
AD7792/AD7793
Key Sheet
KEY CHARACTERISTICS
FUNDAMENTAL SPECIFICATIONS
Table 1.
Parameter
ADC Type
Number of Input Channels
Resolution
AD7792
AD7793
Output Data Rate (ODR)
Differential Input Voltage Range
Power Supply Voltage
AVDD with Respect to GND
DVDD with Respect to GND
Power Supply Current (IDD)
With External Reference (AVDD = 3 V, Buffer Off)
With Internal Reference (AVDD = 3 V, Gain = 4 to 128)
Offset Error
Offset Error Drift vs. Temperature 1
Full-Scale Error
Gain Drift vs. Temperature (Gain = 1 to 16, External
Reference)
Integral Nonlinearity (INL)
Power Supply Rejection
Operating Temperature Range
1
Min
Typ
Max
Σ-Δ ADC
Three differential input channels
Unit
16
24
4.17
−VREF/gain
16
24
470
+VREF/gain
Bits
Bits
SPS
V
2.7
2.7
5.25
5.25
V
V
110
400
±1
±10
±10
±1
µA
µA
µV
nV/°C
µV
ppm/°C
−15
100
−40
+15
ppm of FSR
dB
°C
+105
Recalibration at any temperature removes these errors.
NOISE
Table 2. RMS Noise (nV) vs. Gain and Output Data Rate Using an External 2.5 V Reference
Output Data Rate (SPS)
4.17
8.33
16.7
33.2
62
123
242
470
G=1
0.64
1.04
1.55
2.3
2.95
4.89
11.76
11.33
G=2
0.6
0.96
1.45
2.13
2.85
4.74
9.5
9.44
Rev. 0 | Page 2 of 6
G=4
0.29
0.38
0.54
0.74
0.92
1.49
4.02
3.07
RMS Noise (nV)
G=8
G = 16
0.22
0.1
0.26
0.13
0.36
0.18
0.5
0.23
0.58
0.29
1
0.48
1.96
0.88
1.79
0.99
G = 32
0.065
0.078
0.11
0.17
0.2
0.32
0.45
0.63
G = 64
0.039
0.057
0.087
0.124
0.153
0.265
0.379
0.568
G = 128
0.041
0.055
0.086
0.118
0.144
0.283
0.397
0.593
Key Sheet
AD7792/AD7793
OPERATING THE AD7792/AD7793
DATA INTERFACE
The data interface for the AD7792/AD7793 is
•
•
•
•
Performed using a 4- or 3-wire SPI
Compatible with SPI, QSPI, MICROWIRE, and DSP
Allows a user to both write to and read from the
AD7792/AD7793 on the same data bus
Indicates when transferred data is available by bringing the
DOUT/RDY signal and the RDY bit in the status register low
is a read of the data register. When the data-word has been read
from the data register, DOUT/RDY goes high. The user can read
this register additional times, if required.
CS
DIN
DATA
REQUEST
DATA
REQUEST
DATA
DOUT/RDY
DATA
11263-003
AD7792/AD7793
(SLAVE)
SCLK
CS1
Figure 3. Continuous Conversion Mode
Continuous Read Mode
SCLK
DSP/FPGA/
MICROCONTROLLER
Rather than write to the communications register each time a
conversion is complete to access the data, the AD7792/AD7793
can be configured so that the conversions are automatically
placed on the DOUT/RDY line. By writing 01011100 to the
communications register, the user need only apply the
appropriate number of SCLK cycles to the ADC, and the
conversion word is automatically placed on the DOUT/RDY line
when a conversion is complete.
1CS
IS PERMANENTLY TIED LOW IN THE 3-WIRE INTERFACE.
(IF CS IS REQUIRED AS A DECODING SIGNAL, IT CAN BE
GENERATED FROM A PORT PIN.)
11263-002
DIN
Figure 2. AD7792/AD7793 Data Interface, 4-Wire SPI
Table 3. 4-Wire Serial Interface Pin Functions
Pin
CS1
SCLK
DOUT/RDY
DIN
Function
Selects the ADC (also applicable in systems with
multiple devices on the serial bus).
Provides a frame synchronization signal.2
Determines when data transfers (either on DIN or
DOUT/RDY) occur.
Accesses data from the on-chip registers.
Indicates when the transferred data is available.
Transfers data into the on-chip registers.
CS is permanently tied low in the 3-wire interface. (If CS is required as a
decoding signal, it can be generated from a port pin.)
2
Useful for DSP interfaces. The first bit (MSB) is effectively clocked out by CS
because CS typically occurs after the falling edge of SCLK in DSPs. The SCLK
can continue to run between data transfers, provided the timing numbers
are obeyed.
1
DATA MODES
There are three data modes available: continuous conversion
mode, continuous read mode, and single conversion mode.
Continuous Conversion Mode (Default)
Continuous conversion is the default power-up mode. In this
mode, the AD7792/AD7793 convert continuously, and the RDY
bit in the status register goes low each time a conversion is
complete. If CS is low, the DOUT/RDY line also goes low when a
conversion is complete. To read a conversion, the user writes to
the communications register, indicating that the next operation
CS
DIN
DOUT/RDY
DATA
DATA
DATA
11263-005
DOUT/RDY
SCLK
Figure 4. Continuous Read Mode
When DOUT/RDY goes low to indicate the end of a conversion,
sufficient SCLK cycles must be applied to the ADC. The data
conversion is then placed on the DOUT/RDY line. When the
conversion is read, DOUT/RDY returns high until the next conversion is available. In this mode, the data can be read only once.
In continuous read mode, the serial interface is dedicated to reads
of the data register. If any other register needs to be accessed, continuous read mode must be disabled. In addition, every time a
conversion is available, the serial interface is reset in this mode.
Therefore, it is essential that the conversion be read before the
next conversion is available.
While in the continuous read mode, the ADC monitors activity on
the DIN line so that it can receive the instruction to exit the continuous read mode. Additionally, a reset occurs if 32 consecutive 1s
are seen on DIN. Therefore, DIN should be held low in continuous
read mode until an instruction is to be written to the device.
Rev. 0 | Page 3 of 6
AD7792/AD7793
Key Sheet
Single Conversion Mode
CS
In single conversion mode, the AD7792/AD7793 perform a
single conversion and are placed in standby mode after the
conversion is complete. DOUT/RDY goes low to indicate the
completion of a conversion. When the data-word has been read
from the data register, DOUT/RDY goes high. The data register
can be read several times, if required, even when DOUT/RDY has
gone high.
DATA
REQUEST
DIN
DATA
11263-004
DOUT/RDY
SCLK
Figure 5. Single Conversion Mode
TYPICAL APPLICATION DIAGRAM
GND
AVDD
VBIAS
THERMOCOUPLE
JUNCTION R
REFIN(+) REFIN(–)
BAND GAP
REFERENCE
AIN1(+)
AIN1(–)
GND
AVDD
R C
MUX
BUF
AIN2(–)
SERIAL
INTERFACE
AND
CONTROL
LOGIC
Σ-Δ
ADC
IN-AMP
REFIN(+)
RREF
GND
REFIN(–)
AVDD
DOUT/RDY
DIN
SCLK
CS
DVDD
INTERNAL
CLOCK
AD7792/AD7793
IOUT2
CLK
Figure 6. Typical Application Diagram for Thermocouple Measurement
Rev. 0 | Page 4 of 6
11263-007
AIN2(+)
Key Sheet
AD7792/AD7793
FREQUENTLY ASKED QUESTIONS
What is the optional internal buffer?
The multiplexed input channels of the AD7792/AD7793 are
refer to the AD7792/AD7793 data sheet for information about
the absolute maximum ratings.
•
Is an antialiasing filter required?
The analog input is sampled at 128 kHz (that is, on each edge of
the master clock). The digital filter does not provide any
rejection at this frequency or at frequencies that are multiples of
128 kHz; an external antialiasing filter is required to provide
rejection at these frequencies, with a simple RC filter being
sufficient. Typical values for the filter are
•
Connected to the on-chip buffer amplifier when either device
is operated in buffered mode or when the gain is greater than 2
Connected directly to the modulator when either device is
operated in unbuffered mode at a gain of 1 or 2.
In buffered mode, the input channel feeds into a high
impedance input stage of the buffer amplifier. Therefore, the
input can tolerate significant ranges of source impedances and
is tailored for direct connection to external resistive-type
sensors, such as strain gauges or resistance temperature
detectors (RTDs).
•
•
•
1 kΩ resistor in series with each analog input
0.1 µF capacitor between the analog input pins
0.01 µF capacitor from each input pin to ground
What digital filter options are available?
The AD7792/AD7793 use slightly different filter types,
depending on the output data rate (ODR), to optimize the
rejection of quantization noise and device noise. When the
ODR is from 4.17 SPS to 12.5 SPS, a Sinc3 filter along with an
averaging filter is used. When the ODR is from 16.7 SPS to 39 SPS,
a modified Sinc3 filter is used. This filter provides simultaneous
50 Hz and 60 Hz rejection when the ODR equals 16.7 SPS. A Sinc4
filter is used when the ODR is from 50 SPS to 242 SPS. Finally,
an integrate only filter is used when the ODR equals 470 SPS.
These typical values can be used only when the buffer is
enabled. When the buffer is disabled, smaller RC values are
required because larger values can cause gain errors.
What is 50 Hz and 60 Hz rejection?
The mains power supply generates interference at 50 Hz or
60 Hz, with the frequency varying from one country to another.
The AD7792/AD7793 have the ability to simultaneously reject
50 Hz and 60 Hz signals. Simultaneous 50 Hz and 60 Hz rejection
is obtained when the ODR is set to 16.7 SPS.
What is the instrumentation amplifier?
Amplifying the analog input signal by a gain of 1 or 2 is performed
in the modulator. However, when the gain equals 4 or higher, the
output from the buffer is applied to the input of the on-chip
instrumentation amplifier. This low noise in-amp means that
signals of small amplitude can be gained within the AD7792/
AD7793 while still maintaining excellent noise performance.
How do I interface with the part?
The part can be configured by using a 4-wire SPI interface; this
interface is also used as the data interface. The SPI interface allows
the user to read the status of the part and to change the setup.
Are there any ESD protection schemes that should be
considered for the AD7792/AD7793?
These converters are manufactured on a standard CMOS
process; therefore, all standard practices and protection
schemes that apply to other CMOS devices also apply to these
devices. There are ESD protection diodes on all the inputs that
protect the device from possible ESD damage due to handling
and production. To determine the appropriate ESD precautions,
Can filtering be added to the reference pins?
The reference input to the AD7792/AD7793 is not buffered.
Therefore, the filtering must be limited on the reference pins
because large RC values can cause gain errors. The AD7792/
AD7793 data sheet lists acceptable RC values for use when the
analog inputs are unbuffered. Similar values should be used on
the reference pins.
What calibration options are available?
The AD7792/AD7793 provide four calibration modes that can
be programmed via the mode bits in the mode register: internal
zero-scale calibration, internal full-scale calibration, system zeroscale calibration, and system full-scale calibration, which effectively
reduces the offset error and full-scale error to the order of the
noise. After each conversion, the ADC con-version result is scaled
using the ADC calibration registers before being written to the
data register. The offset calibration coefficient is subtracted from
the result prior to multiplication by the full-scale coefficient.
Rev. 0 | Page 5 of 6
AD7792/AD7793
Key Sheet
LEARN MORE AND START DESIGNING
To learn more about the AD7792/AD7793 and compatible products or to sample and buy the AD7792/AD7793 devices, click on the links
provided or contact an Analog Devices, Inc., sales representative.
COMPATIBLE DEVICES
Table 4. Recommended Compatible Devices 1
Linear Regulators
ADP3303 family
ADP3330 family
1
Precision References
ADR380 family
ADR361 family
ADC Driver Amplifiers
N/A (the AD7792/AD7793
include an on-board
internal buffer)
Circuits from the Lab™
CN-0206, Complete Type T
Thermocouple Measurement
System with Cold Junction
Compensation
Information about additional companion products are provided on the AD7792 and AD7793 product pages.
PACKAGE DIAGRAM
5.10
5.00
4.90
16
9
4.50
4.40
4.30
6.40
BSC
1
8
PIN 1
1.20
MAX
0.15
0.05
0.20
0.09
0.30
0.19
0.65
BSC
COPLANARITY
0.10
SEATING
PLANE
8°
0°
COMPLIANT TO JEDEC STANDARDS MO-153-AB
Figure 7. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)
Dimensions shown in millimeters
GETTING STARTED
AD7792/AD7793
DATA SHEET
SAMPLE AND BUY
THE AD7792
SAMPLE AND BUY
THE AD7793
©2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG11263-0-1/13(0)
Rev. 0 | Page 6 of 6
0.75
0.60
0.45
Evaluation Board
AD7792/AD7793
evaluation board
Similar pages