View detail for Functional VHDL-AMS Model Description of the LIN Transceivers ATA6662/63/64

APPLICATION NOTE
Functional VHDL-AMS Model Description
ATA6662/ATA6662C/ATA6663/ATA6664
Introduction
This documentation provides an overview of the functional VHDL-AMS model of the Atmel®
LIN transceivers ATA6662, ATA6662C, ATA6663, and ATA6664. The LIN transceivers
have nearly the same behavior, the slight differences are described in an extra section.
Unfortunately, some parts of the VHDL-AMS language standard are not implemented yet in
all simulators so that simulator-dependent differences exist in the model (see Section 3.
“Using the Model” on page 10).
9205D-AUTO-06/15
1.
Functional Description
1.1
Overview
The Atmel® LIN transceiver ATA666x (see Figure 1-1) serves as an interface between the LIN protocol handler and the
physical layer of the LIN specification 2.1. It includes a logic part (control unit, slew rate control, wake-up timer for bus and
local wake, TXD time-out timer) as well as an analog part consisting of the LIN driver (at pin LIN), the LIN pull-up circuit
(between pin VS and LIN), the receiver circuit (comparator and RXD driver with open drain at pin RXD), the TXD pull-down
transistor (at pin TXD), the pull-up current source (at pin WAKE), and the inhibit switch (transistor at pin INH).
For further details please see the corresponding datasheet.
Figure 1-1. Functional Block Diagram of the LIN Transceiver
7
VS
Receiver
1
RXD
+
6
Filter
Wake up bus timer
4
TXD
Time-Out
timer
TXD
LIN
Short circuit and
overtemperature
protection
Slew rate control
VS
VS
Control unit
5
GND
3
WAKE
Wake-up
timer
Sleep mode
2
EN
2
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
8
INH
1.2
Behavioral Model
The model represents all functionality of the LIN transceiver. The behavior at LIN is modeled in detail while the behavior at
the other pins is described in more ideal terms. The complete control is implemented digitally to allow faster simulation.
Figure 1-2. Schematic of the LIN Transceiver
rxd
inh
Watchdog
Fluffy
en
wake
txd
vs
lin
lin_gnd
vs
vdd
vp
vs_bg
stby_in
rxd
rxd
Rxd Driver
Power
supply
ctrl_current
vh
Current
control
rxd_in
i_current_consumption_vn
vss
lin_txd_driver1 vss
vdd
i_wake
inh_in
en
Inh Driver
inh
inh
vdd
lin_inh_driver1
en
ctrl_current
txd
stby_out
Set 0
en
vba1
en_i_wake
wake
vdd
vdd_wake
rxd_out
wake
lin
ib_0u5_wake
txd
lin_in
LIN
Control
Unit
lin_wake
250kΩ
300kΩ
lin_dom
inh_out
lin_out
txd
txd_out
li_ot_x
itxd_20u
LIN
Core
iref1
en_pullup
en_pullup
iref2
bias
lin_enable
on_tx
rxd
on_rx
rxd
Txd Driver
lin_txd_driver1 vss
rxd_in
Set 1
wake
on_wake
lin_dom
i_0u5_lin
0.5u
lin_gnd
lin_control1
vss
vss
lin
ib20
inv_state1
correct_current
7k
lin_gnd
The LIN control unit is modeled as a finite state machine to control the different states of the LIN transceiver (see Section
3.10 of the datasheet). The current state is represented by an internal digital state lin_state. Its value could be one the
following:
0
==>
unpowered mode
1
==>
pre-normal/fail-safe mode
2
==>
normal mode
3
==>
sleep mode
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
3
Figure 1-3. States of the LIN Transceiver
a: VS > 5V
Unpowered Mode
VBatt = 0V
b
b: VS < 5V
c: Bus wake-up event
d: Wake-up from wake switch
a
Pre-normal/Fail-safe Mode
b
INH: high (INH internal high-side switch ON)
Communication: OFF
b
c
EN = 1
d
Go to sleep command
EN = 0
Sleep Mode
Normal Mode
INH: high (INH HS switch ON)
Communication: ON
Local wake-up event
INH: high impedance (INH HS switch OFF)
Communication: ON
EN = 1
Figure 1-4. Schematic of the LIN Core
vdd
vdd
ib20
ib20
itxd_20u
LIN
Bias
en
itxd_20u
iref1
iref1
iref2
iref2
bias
vdd_wake
bias
vss
lin_bias1
ib_0u5_wake
vbat
vbat
en_pullup
vdd_wake
I_ot_x
on_tx
LIN pull-up
lin
vdd
lin_pullup1
vbat
txd
txd
pullup_in
&
lin
l_ovt
on_tx
on_rx
on_wake
LIN
Core
Control
vdd
lin_out
rxd
slew_in
wake
lin_dom
vss core_control1
on_rx
on_wake
vbat
Slew Rate
Control
vss
gate
slew_rate_control1
gate
LIN Driver
lin
lin
lin_gnd
lin_driver1
rxd
wake
lin_gnd
lin_dom
vss
4
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
The LIN core also has a control block (LIN core control) because there are control pins within the LIN core (see Figure 1-4 on
page 4). The communication between the state machine and the LIN core control is realized by control signals such as those
in the real chip.
In normal mode, a falling edge at pin TXD leads to a falling edge at pin LIN. The signal lin_out of the LIN core control
provokes a ramp in the slew rate control with defined ramping on gate. The voltage at the pin gate controls the output
HVMOS transistor within the LIN driver.
The analog behavior of the other pins is modeled by switched resistors and switched current sources respectively. Non-ideal
behavior is a result of the external loads at the pins.
Signal transitions within the model are delayed if there is real-time latency. All latency times of the model are defined in the
file lin_parameters.vhd for three characteristic cases.
In addition to the latency times, model-specific parameters are also defined. One of the three parameter sets can be
selected by setting the model parameter parameter_set to one of the following items:
typ
min
max
==>
==>
==>
typical parameter set
lower bound of parameters (best case)
upper bound of parameters (worst case)
The items have to be enclosed in apostrophes because parameter_set is a string type.
1.3
Watchdog
The LIN transceiver model additionally includes a watchdog monitoring the voltages at the outer pins (VS, INH, LIN,
LIN_GND, RXD, TXD, WAKE, EN). It issues both warnings as well as error messages if the voltages cross certain
thresholds.
The thresholds for warning messages are listed in Table 1-1.
Table 1-1.
Thresholds for Warning Messages
Parameters
Pin (Direction)
Minimum
Maximum
Unit
VS (input)
5
18
V
INH (output)
–0.3
+40
V
LIN (input/output)
–27
+40
V
RXD (output)
–0.3
+6
V
TXD (input / output)
–0.3
+6
V
The thresholds for error messages are listed in Table 1-2. The simulation aborts if an error occurs.
Table 1-2.
Thresholds for Error Messages
Parameters
Pin (Direction)
Minimum
Maximum
Unit
VS (input)
–0.3
+40
V
WAKE (input)
–1
+40
V
EN (input)
–0.3
+6
V
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
5
1.4
Functionality
The model has a parameter lin_type to use it as model of the Atmel® ATA6662, the Atmel ATA6663, or the Atmel ATA6664.
One of the three types can be selected by setting the model parameter lin_type to one of the following items:
6662
6663
6664
==>
==>
==>
Atmel ATA6662 (nominal value in Atmel ATA6662 packages)
Atmel ATA6663 (nominal value in Atmel ATA6663 packages)
Atmel ATA6664 (nominal value in Atmel ATA6664 packages)
The items have to be enclosed in apostrophes because lin_type is a string type. If lin_type is set to another value than
specified, the ATA6662 is used.
The models are nearly identical. The differences are listed In Table 1-3.
Table 1-3.
Differences of the Models
Spec.
Point Function
Atmel ATA6662
Atmel ATA6663
Min.
Typ.
Max.
Min.
Typ.
Max.
Min.
Typ.
Max.
10
30
50
5.3
Switch-on resistance INH to VS
300
560
800
10
30
50
9.5
TXD dominant time out timer
tdom
6ms
9ms
20ms
27ms
55ms
70ms
10ms
10ms
10ms
Time-out on floating LIN
No time out
10ms
10ms
10ms
Behavior
If TXD is low and afterwards If TXD is low and afterwards If TXD is low and afterwards
EN switches to high, then EN switches to high, then the EN switches to high, then the
the LIN switches to low
LIN does not switch to low. LIN does not switch to low.
Behavior
The internal pull-up resistor
is only enabled in normal
mode (lin_state=2).
LIN bus wake-up
Current consumption
Realized by the internal
resistors and current
sources
Realized by the additional
module lin_current_control
r_inh_6663 instead of r_inh
t_float_6663 for time-out if LIN is floating or hot-wired; ATA6662 has no equivalent
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
The internal pull-up resistor
is only enabled in normal
mode (lin_state=2).
Wake-up if LIN is in dominant Wake-up if LIN is in dominant
state for t_bus and this state state for t_bus and this state
Wake-up if LIN is below LIN
is reached within
is reached within
wake level for t_bus
t_float_6663 after LIN is
t_float_6663 after LIN is
below LIN wake level
below LIN wake level
The model uses different parameters in 6663- and 6664-mode:
t_dom_6663 instead of t_dom
6
Atmel ATA6664
Realized by the additional
module lin_current_control
Figure 1-5. Different Behavior of Atmel ATA6662 and ATA6663
Figure 1-6. TXT Time-out of Atmel ATA6662, ATA6663, and ATA6664 (lin_ata666x_tb_E.vhd)
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
7
Figure 1-7. LIN Bus Wake-up Behavior of Atmel ATA6662 and ATA6663 (lin_ata666x_tb_F.vhd)
8
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
2.
Interface Declaration
Table 2-1 provides an overview of the interfaces of the Atmel LIN transceiver ATA6662, including pin names and their
descriptions.
Table 2-1.
Interfaces of the Atmel LIN Transceiver
No.
Pin Name
Pin Type
Signal Description
Comment
1
RXD
Electrical
Receives data output
The output is an open drain.
2
EN
Electrical
Enables normal mode
When the input is open or low, the device is in
sleep mode (provided that VS > 7V).
3
WAKE
Electrical
High-voltage input for local wake-up
request
The voltage threshold for a wake-up signal is
3V below the voltage at VS.
4
TXD
Electrical
Transmits data input
Active low output (strong pull-down) after a
local wake-up request
5
LIN_GND
Electrical
Ground
6
LIN
Electrical
LIN bus input/output
7
VS
Electrical
Supply voltage
8
INH
Electrical
Inhibit output for controlling an
external voltage regulator
Active high output after a wake-up request
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
9
3.
Using the Model
The model is available on the Atmel® website under the corresponding LIN transceiver.
3.1
Model Parameters
There are two parameters, one parameter lin_type to select one of the three LIN types (6662, 6663, 6664) and a second
parameter parameter_set to select one of three pre-defined parameter sets (typ, min, max). The nominal parameter set typ
is preselected. All parameter values (see Section 5. “Modeling Parameters” on page 12) are defined in the file
lin_parameters.vhd and can be changed where appropriate.
3.2
Simulator Call
When simulating a test bench, no specific parameters need to be passed to the simulator. Thus, the respective test bench is
called either by running a prepared batch for Questa ADMS (AdvanceMS), running a prepared batch for Virtuoso AMS
Designer, or by opening a prepared project for SystemVision.
Because the Virtuoso AMS Designer has problems with the VHDL-AMS break mechanism, Atmel recommends using the
native Verilog break mechanism by setting the parameter
fastbreak = yes
in each transient simulation. Otherwise the CPU time may rise by a factor of 4000.
3.3
Simulator-depending Differences
Some parts of the VHDL-AMS language standard are not implemented yet in all simulators.
SystemVision is a fast, native VHDL-AMS simulator. Correct handling of break and ‘above is implemented, but there are
numerical problems without break and ‘above.
Virtuoso AMS Designer(1) is a native Verilog-AMS simulator. So VHDL-AMS is mapped to the solver as far as possible. In
some cases it is necessary to
● remove break statements
●
●
replace x’above(y) by x > y
remove ‘ramp() and ‘slew()
Furthermore some statements are not implemented yet:
● comparing strings
●
●
●
selecting values from a vector in equations
non-scalar parameters
impure functions
Unfortunately, SystemVision cannot handle all the work-arounds required for the Virtuoso AMS Designer. So there is a
special package for the Virtuoso AMS Designer with a slightly different model of the LIN output driver lin_lin_driver.vhd.
Note:
1.
The model doesn’t work with the version 06.11-S012.
Questa ADMS (AdvanceMS) is a very stable, native VHDL-AMS simulator. The package contains the same VHDL-AMS
models as the SystemVision package. But there are no problems using the AMS Designer package models.
10
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
4.
Analysis Types
Table 4-1.
Analysis Types
Analysis Type
Short Cut
Supported/Not Supported
DC Analysis
OP
Supported
DC Transfer Analysis
DC
Supported
Transient Analysis
TRANS
Supported
AC Analysis
AC
Not supported
Noise Analysis
NOISE
Not supported
Distortion Analysis
DISTO
Not supported
Sensitivity Analysis
SENS
Not supported
Monte Carlo Analysis
MC
Not supported
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
11
5.
Modeling Parameters
The following parameters are defined in the file lin_parameters.vhd.
Table 5-1.
Modelling Parameters
Parameter’s Description
Symbol
Min.
Typ.
Max.
Unit
v_enh
2
2
2
V
EN: threshold voltage for low-level input
v_enl
0.8
0.8
0.8
V
TXD: threshold voltage for high-level input
v_txdh
2
2
2
V
TXD: threshold voltage for low-level input
v_txdl
0.8
0.8
0.8
V
WAKE: max. voltage difference to VS for high-level input
add_wakeh
–1
–1
–1
V
WAKE: min. voltage difference to VS for low-level input
add_wakel
–3
–3
–3
V
LIN Control Unit
EN: threshold voltage for high-level input
VS: undervoltage threshold
v_min
4
4.6
5
V
Dominant time for wake-up via LIN bus
t_bus
30
90
150
µs
t_wake
7
20
50
µs
Time of low pulse for wake-up via pin WAKE
Minimum time of high level before low pulse at pin WAKE
t_wake_reset
6
6
6
µs
Time delay for mode change from pre-normal/fail-safe mode to normal mode
via pin EN
t_norm
2
10
15
µs
Time delay for mode change from normal mode to sleep mode via pin EN
t_sleep
2
10
12
µs
TXD dominant time out timer (Atmel ATA6662)
t_dom
6
9
20
ms
TXD dominant time out timer (Atmel ATA6663)
t_dom_6663
27
55
70
ms
Power-up delay between VS ≥ v_min until INH switches to high level
t_vs
50
100
200
µs
t_float_6663
10
10
10
ms
WAKE: propagation delay of falling edge at pin LIN if VS = 7.3V
t_wake_pdf_73
1.3
1.5
1.7
µs
WAKE: propagation delay of falling edge at pin LIN if VS = 18V
t_wake_pdf_18
1.9
2
2.2
µs
WAKE: propagation delay of rising edge at pin LIN if VS = 7.3V
t_wake_pdr_73
1.3
1.5
1.7
µs
WAKE: propagation delay of rising edge at pin LIN if VS = 18V
t_wake_pdr_18
1.9
2
2.2
µs
t_rx_pdf_73
2.7
3.3
3.9
µs
RXD: propagation delay of receiver for falling edge at pin LIN if VS = 18V
t_rx_pdf_18
2.2
2.7
3.1
µs
RXD: propagation delay of receiver for rising edge at pin LIN if VS = 7.3V
t_rx_pdr_73
1
2.5
3.9
µs
RXD: propagation delay of receiver for rising edge at pin LIN if VS = 18V
t_rx_pdr_18
0.9
2.4
3.9
µs
TXD: propagation delay of LIN driver to falling edge at pin LIN
t_trans_pdf
1.3
1.5
1.7
µs
TXD: propagation delay of LIN driver to rising edge at pin LIN
t_trans_pdr
2.4
3.5
4.5
µs
LIN: slope fall (load: R = 1k, C = 1nF)
t_slope_fall
5
6
7
µs
LIN: slope rise (load: R = 1k, C = 1nF)
t_slope_rise
8
10
12
µs
LIN: low-level threshold voltage Vth_dom = VS x_linl,
x_linl = (VBUS_CNT – 0.5  VBUS_HYS) / [V]
x_lin_l
0.461
0.45
0.4375
LIN: high-level threshold voltage Vth_rec = VS x_linh,
x_linh = (VBUS_CNT + 0.5  VBUS_HYS) / [V]
x_lin_h
0.503
0.55
0.6125
LIN: pull-up resistor to VS
r_pullup
20
40
60
k
i_wake
0.5
10
30
µA
r_inh
300
560
800

r_inh_6663
10
30
50

Time-out if LIN is floating or hot-wired (Atmel ATA6663/ATA6664)
LIN Core
RXD: propagation delay of receiver for falling edge at pin LIN if VS = 7.3V
Pull-up Current Source at Pin WAKE
Wake current
INH Output Pin
Switch on resistance to VS (Atmel ATA6662)
Switch on resistance to VS (Atmel ATA6663/ATA6664)
12
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
Figure 5-1. Waveform Diagrams
TXD
50%
50%
ttrans_pdf
ttrans_pdr
VLIN
90%
Bus signal
60%
rec. threshold
40%
10%
ttrx_pdf
RXD
ttrx_pdr
50%
t
50%
Definition of Propagation Times
tfall_60%
tfall_40%
trise_40%
trise_60%
VS
VBusrec
Vswing
60%
40%
VBusdom
GND
tSlope_fall
tSlope_rise
time
Definition of Slope Times
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
13
6.
Input/Test Stimuli
Different test benches are delivered with the functional model. Table 6-1 provides a brief summary of the available
simulations.
Table 6-1.
Available Simulations
Simulation Name
Description
lin_ata666x_tb
General test circuit (see Figure 6-2 of the datasheet)
6ms
lin_ata666x_tb_vary
Three parallel test circuits:
1st with parameter_set = “typ”
2nd with parameter_set = “min”
3rd with parameter_set = “max”
6ms
lin_ata666x_tb_7_18
Two parallel test circuits:
1st with Vbat = 7V, Rload = 1k, Cload = 1nF
2nd with Vbat = 18V, Rload = 500, Cload = 10nF
6ms
Two parallel test circuits:
1st ATA6662
2nd ATA6663
45ms
lin_ata666x_tb_6662_6663
6.1
Simulation Time
Schematic Representation
The following figures show the schematic representation of the test benches.
Figure 6-1. Test Bench lin_ata666x_tb (Vbat = 7V, Rload = 1k, Cload = 1nF)
10kΩ
5kΩ
rxd
20pF
+
5
v_rxd
-
en
33kΩ
inh
ATA6662
wake
5kΩ
txd
R1
vs
(rload)
lin
C1
lin_gnd
70kΩ
+
+
-
14
+
v_wake
v_txd
-
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
I_lin_ata6662
parameter_set: “typ”
v_en
-
sw_lin
vm
vp
(cload)
+
0
-
+
v_gnd
+
v_bat
-
1Ω
ctrl_lin
-
Figure 6-2. Test Bench lin_ata666x_tb_vary (Vbat = 7V, Rload = 1k, Cload = 1nF, parameter_set1 = “typ”,
parameter_set2 = “min”, parameter_set3 = “max”)
10kΩ
5kΩ
inh
rxd
20pF
en
33kΩ
ATA6662
(rload)
lin
wake
5kΩ
r_load1
vs
sw_lin
c_load1
lin_gnd
txd
70kΩ
I_lin_ata6662_1
parameter_set1 = “typ”
+
+
v_gnd1
+
v_bat1
-
20pF
en
33kΩ
inh
ATA6662
wake
5kΩ
txd
r_load2
vs
(rload)
lin
sw_vc2
c_load2
lin_gnd
70kΩ
I_lin_ata6662_2
parameter_set2 = “min”
+
vp
+
v_gnd2
+
v_bat2
-
1Ω
ctrl_lin2
-
-
10kΩ
5kΩ
20pF
33kΩ
rxd
inh
en
vs
ATA6662
wake
5kΩ
txd
v_rxd
r_load3
(rload)
lin
sw_vc3
c_load3
lin_gnd
70kΩ
+
+
v_wake
v_txd
-
vm
(cload)
0
+
ctrl_lin1
-
10kΩ
rxd
-
1Ω
-
5kΩ
5
vp
(cload)
0
+
vm
-
I_lin_ata6662_3
parameter_set3 = “max”
v_en
-
vm
vp
(cload)
+
0
-
+
v_gnd3
+
v_bat3
-
1Ω
ctrl_lin3
-
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
15
Figure 6-3. Test Bench lin_ata666x_tb_7_18 (Vbat1 = 7V, Rload1 = 1k, Cload1 = 1nF, Vbat3 = 18V, Rload3 = 500,
Cload3 = 10nF)
10kΩ
5kΩ
inh
rxd
20pF
en
33kΩ
ATA6662
1kΩ
lin
wake
5kΩ
sw_vc2
1mΩ
lin_gnd
txd
r_load1
1mΩ
vs
c_load1
70kΩ
I_lin_ata6662_1
parameter_set: “typ”
+
+
ctrl_lin1
-
10kΩ
rxd
20pF
en
33kΩ
inh
ATA6662
wake
5kΩ
txd
v_rxd
r_load3
1mΩ
vs
500Ω
lin
sw_vc3
1mΩ
lin_gnd
cload3
70kΩ
+
+
v_txd
-
6.2
1Ω
-
5kΩ
-
+
v_bat1
v_gnd1
-
5
vp
1nF
0
+
vm
+
v_wake
-
I_lin_ata6662_3
parameter_set: “typ”
v_en
vp
10nF
+
0
-
vm
-
+
+
v_bat3
v_gnd3
1Ω
-
Simulation Options
During transient simulations the following settings have to be used for each test bench to see all signal changes:
End Time [sec], default:
6m
End Time [sec], lin_ata666x_tb_6662_6663:
45m
Time Step [sec]:
1n
The other settings can be left at their values.
16
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
(AdvanceMS only)
ctrl_lin3
-
6.3
Simulation Results
Figure 6-4. Signal Changes in Test Bench lin_ata666x_tb, Atmel ATA6662
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
17
The LIN transceiver is off (lin_state=0) if VS < v_min. This behavior predominates. If VS rises higher than v_min, the
transceiver goes to pre-normal/fail-safe mode (lin_state = 1), and the other signals are interpreted.
Then the LIN transceiver goes to normal mode (lin_state = 2) if EN is high. The LIN transceiver goes to sleep mode
(lin_state = 3) if EN is low (open).
The LIN transceiver can awake from sleep mode either when wake + add_wakel < VS or by a strong pull-down at pin LIN
(the model uses timers for t_wake and t_bus respectively). The strong pull-down at pin LIN is realized by a switch when
ctrl_switch equals 1.
Figure 6-5. Response to an Impulse at TXD in Test Bench lin_ata666x_tb_vary with Different Parameter Settings,
Atmel ATA6662
18
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
Figure 6-6. Response to an Impulse at TXD in Test Bench lin_ata666x_tb_7_18 with Different Load
(Top: Rload = 1k, Cload = 1nF; bottom: Rload = 500, Cload = 10nF), Atmel ATA6662
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
19
7.
Availabilities
The following files are available:
Table 7-1.
LIN Model
Filename
Description
lin_ata666x.vhd
LIN transceiver (macro model)
lin_parameters.vhd
Prepared parameter sets
lin_control.vhd
State machine of the LIN transceiver
lin_core.vhd
LIN core (macro model)
lin_core_control.vhd
Trigger for the LIN driver; in addition receiver and LIN wake detection
lin_slew_rate_control.vhd
Realizes the slew rate of the LIN impulse
lin_pullup.vhd
LIN pull-up resistor
lin_inh_driver.vhd
Inhibit switch
lin_lin_driver.vhd
LIN driver
lin_rxd_driver.vhd
RXD driver
lin_txd_driver.vhd
TXD pull-down transistor
lin_power_supply.vhd
Internal power supply
lin_bias.vhd
Bias circuit inside the LIN core
lin_current.vhd
Current source (becomes a resistor if the voltage is lower than vmin = 0.1V)
lin_current_control.vhd
Current source controlled by state and wake-up (current consumption of IC)
lin_wake_current.vhd
Wake current source
lin_watchdog.vhd
Watchdog (not part of the LIN transceiver’s behavioral model)
and2.vhd
An and gate with 2 inputs
set_state.vhd
Forces a state to a given value
inv_state.vhd
Inverter
Table 7-2.
Test Benches
Filename
Description
primitives_tb.vhd
Primitives for all test benches
lin_ata666x_tb.vhd
General functional test
lin_ata666x_tb_7_18.vhd
Compares two test circuits powered by 7V and 18V
lin_ata666x_tb_A.vhd
General functional test
lin_ata666x_tb_B.vhd
Tests local wake-up request
lin_ata666x_tb_C.vhd
Tests wake-up via LIN (remote wake-up request)
lin_ata666x_tb_D.vhd
Compare three test circuits, parameter_set min, typ, and max
lin_ata666x_tb_E.vhd
Test TXD time-out function of ATA6662, ATA6663, and ATA6664
lin_ata666x_tb_F.vhd
Tests wake-up via floating LIN (ATA6662 and ATA6663)
lin_ata666x_tb_G.vhd
Tests current consumption (resistors have high impedance)
lin_ata666x_tb_vary.vhd
Compares three test circuits, parameter_set min, typ, and max
lin_ata666x_tb_6662_6663.vhd
Compares ATA6662 and ATA6663
All test benches except the comparison tests lin_ata666x_tb_E.vhd, lin_ata666x_tb_F.vhd, and
lin_ata666x_tb_6662_6663.vhd use the nominal setting of parameter lin_type preset in lin_ata666x.vhd. If lin_type equals
“6663,” the test benches are based on the ATA6663 model, if lin_type equals “6664,” the test benches are modeled on the
ATA6664. The ATA6662 serves as the model in all other cases.
20
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
8.
Revision History
Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this
document.
Revision No.
History
9205D-AUTO-06/15
Put document in the latest template
9205C-AUTO-11/11
Section 4 “Using the Model” on page 10 updated
9205B-AUTO-03/11
C versions on page 1 added
ATA6662/63/64 [APPLICATION NOTE]
9205D–AUTO–06/15
21
XXXXXX
Atmel Corporation
1600 Technology Drive, San Jose, CA 95110 USA
T: (+1)(408) 441.0311
F: (+1)(408) 436.4200
|
www.atmel.com
© 2015 Atmel Corporation. / Rev.: 9205D–AUTO–06/15
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and
other countries. Other terms and product names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.