24FC32 DATA SHEET (07/22/2004) DOWNLOAD

Obsolete Device
Please use 24LC32A or 24LC65.
24FC32
32K 5.0V 1 MHz I2C™ Smart Serial™ EEPROM
Features
Package Types
0°C
to
+70°C
- Industrial (I):
-40°C
to
+85°C
Description
The Microchip Technology Inc. 24FC32 is a 4K x 8 (32K
bit) Serial Electrically Erasable PROM (EEPROM) with
a high-speed 1 MHz SE2.bus whose protocol is
functionally equivalent to the industry-standard I2C
bus. This device has been developed for advanced,
low
power
applications
such
as
personal
communications or data acquisition. The 24FC32
features an input cache for fast write loads with a
capacity of eight 8-byte pages, or 64 bytes. It also
features a fixed 4K-bit block of ultra-high endurance
memory for data that changes frequently. The 24FC32
is capable of both random and sequential reads up to
the 32K boundary. Functional address lines allow up to
eight 24FC32 devices on the same bus, for up to 256K
bits address space. The 24FC32 is available in the
standard 8-pin plastic DIP and 8-pin surface mount
SOIC package.
 2004 Microchip Technology Inc.
A0
1
8
Vcc
A1
2
7
NC
A2
3
6
SCL
Vss
4
5
SDA
A0
1
8
Vcc
A1
2
7
NC
A2
3
6
SCL
Vss
4
5
SDA
SOIC
24FC32
- Commercial (C):
PDIP
24FC32
• Voltage operating range: 4.5V to 5.5V
- Maximum write current 3 mA at 5.5V
- Maximum read current 150 µA at 5.5V
- Standby current 1 µA typical
• 1 MHz SE2.bus two wire protocol
• Self-timed write cycle (including auto-erase)
• Power on/off data protection circuitry
• Endurance:
- 10,000,000 Erase/Write cycles ensured for a
4K block
- 1,000,000 E/W cycles ensured for a 28K
block
• 8-byte page, or byte modes available
• 1 page x 8 line input cache (64 bytes) for fast write
loads
• Schmitt Trigger inputs for noise suppression
• 2 ms typical write cycle time, byte or page
• Up to 8 chips may be connected to the same bus
for up to 256K bits total memory
• Electrostatic discharge protection > 4000V
• Data retention > 200 years
• 8-pin PDIP/SOIC packages
• Temperature ranges
Block Diagram
A0 A1 A2
I/O
Control
Logic
HV Generator
Memory
Control
Logic
XDEC
EEPROM
Array
Page Latches
I/O
SCL
Cache
SDA
YDEC
VCC
Sense AMP
R/W Control
VSS
Pin Function Table
Name
Function
A0, A1, A2
VSS
SDA
SCL
VCC
NC
User Configurable Chip Selects
Ground
Serial Address/Data I/O
Serial Clock
+4.5V to 5.5V Power Supply
No Internal Connection
I2C is a trademark of Philips Corporation.
Smart Serial is a trademark of Microchip Technology Inc.
DS21126E-page 1
24FC32
1.0
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings(†)
VCC .............................................................................................................................................................................7.0V
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V
Storage temperature ...............................................................................................................................-65°C to +150°C
Ambient temperature with power applied ................................................................................................-65°C to +125°C
ESD protection on all pins ......................................................................................................................................................≥ 4 kV
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at those or any other conditions
above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.
TABLE 1:
DC CHARACTERISTICS
DC CHARACTERISTICS
Parameter
A0, A1, A2, SCL and SDA pins:
High-level input voltage
Low-level input voltage
Hysteresis of SCL and SDA
Low-level output voltage of SDA
Input leakage current
Output leakage current
Pin capacitance
(all inputs/outputs)
Operating current
Standby current
Note:
VCC = +4.5V to +5.5V
Commercial (C): TA = 0°C to +70°C
Industrial (I):
TA = -40°C to +85°C
Symbol
VIH
VIL
VHYS
VOL
ILI
ILO
CINT
Icc Write
ICC Read
ICCS
Min
Max
Units
0.7 Vcc
—
0.05 Vcc
—
—
—
—
—
0.3 Vcc
—
0.40
±1
±1
10
V
V
V
V
µA
µA
pF
—
—
—
3
150
5
(1 typical)
mA
µA
µA
Conditions
(Note)
IOL = 3.0 mA
Vin = 0.1V to Vcc
VOUT = 0.1V to VCC
VCC = 5.0V (Note)
TA = 25°C, FCLK = 1 MHz
VCC = 5.5V, SCL = 1 MHz
VCC = 5.5V, SCL = 1 MHz
VCC = 5.5V,
SCL = SDA = VCC
A0, A1, A2 = VSS
This parameter is periodically sampled and not 100% tested.
FIGURE 1-1:
BUS TIMING START/STOP
VHYS
SCL
THD:STA
TSU:STA
TSU:STO
SDA
START
DS21126E-page 2
STOP
 2004 Microchip Technology Inc.
24FC32
TABLE 1-1:
AC CHARACTERISTICS
1 MHz Bus
Parameter
Symbol
Units
Min
Max
Remarks
Clock frequency
FCLK
0
1000
kHz
Clock high time
THIGH
500
—
ns
Clock low time
TLOW
500
—
ns
SDA and SCL rise time
TR
—
300
ns
(Note 1)
SDA and SCL fall time
TF
—
100
ns
(Note 1)
Start condition hold time
THD:STA
250
—
ns
After this period the first clock pulse is
generated
Start condition setup time
TSU:STA
250
—
ns
Only relevant for repeated Start condition
Data input hold time
THD:DAT
0
—
ns
Data input setup time
TSU:DAT
100
—
ns
Stop condition setup time
TSU:STO
250
—
ns
Output valid from clock
TAA
—
350
ns
(Note 2)
Bus free time
TBUF
500
—
ns
Time the bus must be free before a new
transmission can start
Write cycle time
TWR
—
5
Endurance
High
Endurance
Block
Rest of Array
—
—
10M
1M
—
—
Note 1:
2:
3:
4:
ms/page Note 3
10M
1M
25°C, Vcc = 5.0V, Block mode (Note 4)
Not 100 percent tested.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 100 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The times shown are for a single page of 8 bytes. Multiply by the number of pages loaded into the write
cache for total time.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model which can be obtained from our web site.
FIGURE 1-2:
BUS TIMING DATA
TF
TR
THIGH
TLOW
SCL
TSU:STA
THD:DAT
TSU:DAT
THD:STA
SDA
IN
TSP
TSU:STO
TBUF
TAA
TAA
SDA
OUT
 2004 Microchip Technology Inc.
DS21126E-page 3
24FC32
2.0
FUNCTIONAL DESCRIPTION
The 24FC32 supports a bidirectional two-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus must be controlled
by a master device which generates the serial clock
(SCL), controls the bus access, and generates the Start
and Stop conditions, while the 24FC32 works as slave.
Both master and slave can operate as transmitter or
receiver but the master device determines which mode
is activated.
3.0
BUS CHARACTERISTICS
The following bus protocol has been defined:
• Data transfer may be initiated only when the bus
is not busy.
• During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
3.1
Bus not Busy (A)
3.3
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
3.4
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
3.5
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
FIGURE 3-1:
(A)
Acknowledge
Each receiving device, when addressed, is obliged to
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this Acknowledge
bit.
Note:
Start Data Transfer (B)
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
Both data and clock lines remain high.
3.2
Stop Data Transfer (C)
The 24FC32 does not generate any
Acknowledge
bits
if
an
internal
programming cycle is in progress.
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24FC32) will leave the data line high to enable
the master to generate the Stop condition.
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(B)
(D)
(D)
(C)
(A)
SCL
SDA
START CONDITION
DS21126E-page 4
ADDRESS
DATA ALLOWED
OR
TO CHANGE
ACKNOWLEDGE
VALID
STOP
CONDITION
 2004 Microchip Technology Inc.
24FC32
3.6
FIGURE 3-2:
Device Addressing
A control byte is the first byte received following the
Start condition from the master device. The control byte
consists of a four bit control code; for the 24FC32 this
is set as ‘1010’ binary for read and write operations.
The next three bits of the control byte are the device
select bits (A2, A1, A0). They are used by the master
device to select which of the eight devices are to be
accessed. These bits are in effect the three Most
Significant bits of the word address. The last bit of the
control byte (R/W) defines the operation to be
performed. When set to a one a read operation is
selected, and when set to a zero a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 3-3). Because
only A11..A0 are used, the upper four address bits must
be zeros. The Most Significant bit of the Most
Significant Byte of the address is transferred first.
Following the Start condition, the 24FC32 monitors the
SDA bus checking the device type identifier being
transmitted. Upon receiving a ‘1010’ code and
appropriate device select bits, the slave device outputs
an Acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24FC32 will select a read
or write operation.
FIGURE 3-3:
START
READ/WRITE
SLAVE ADDRESS
1
0
1
0
R/W
A2
A1
A
A0
X = Don’t care
Operation
Control
Code
Device Select
R/W
Read
1010
Device Address
1
Write
1010
Device Address
0
ADDRESS SEQUENCE BIT ASSIGNMENTS
ADDRESS
BYTE 1
CONTROL
BYTE
1
CONTROL BYTE
ALLOCATION
0
1
Slave
Address
0
A A
2 1
A
0
R/
W
0
0
0
A A A
0 11 10 9
ADDRESS
BYTE 0
A
8
A
7
•
•
•
•
•
•
A
0
Device
Select
Bits
 2004 Microchip Technology Inc.
DS21126E-page 5
24FC32
4.0
WRITE OPERATION
4.1
Split Endurance
4.3
The 24FC32 is organized as a continuous 32K block of
memory. However, the first 4K, starting at address 000,
is rated at 10,000,000 E/W cycles ensured. The
remainder of the array, 28K bits, is rated at 100K E/W
cycles ensured. This feature is helpful in applications in
which some data change frequently, while a majority of
the data change infrequently. One example would be a
cellular telephone in which last-number redial and
microcontroller scratch pad require a high-endurance
block, while speed dials and lookup tables change
infrequently and so require only a standard endurance
rating.
4.2
Byte Write
Following the Start condition from the master, the
control code (four bits), the device select (three bits),
and the R/W bit which is a logic low are clocked onto
the bus by the master transmitter. This indicates to the
addressed slave receiver that a byte with a word
address will follow after it has generated an
Acknowledge bit during the ninth clock cycle. Therefore
the next byte transmitted by the master is the highorder byte of the word address and will be written into
the address pointer of the 24FC32. The next byte is the
Least Significant Address Byte. After receiving another
Acknowledge signal from the 24FC32 the master
device will transmit the data word to be written into the
addressed
memory
location.
The
24FC32
acknowledges again and the master generates a Stop
condition. This initiates the internal write cycle, and
during this time the 24FC32 will not generate
Acknowledge signals (Figure 4-1).
FIGURE 4-1:
S
T
A
R
T
SDA LINE
S
DS21126E-page 6
The write control byte, word address and the first data
byte are transmitted to the 24FC32 in the same way as
in a byte write. But instead of generating a Stop
condition, the master transmits up to eight pages of
eight data bytes each (64 bytes total) which are
temporarily stored in the on-chip page cache of the
24FC32. They will be written from cache into the
EEPROM array after the master has transmitted a Stop
condition. After the receipt of each word, the six lower
order address pointer bits are internally incremented by
one. The higher order seven bits of the word address
remain constant. If the master should transmit more
than eight bytes prior to generating the Stop condition
(writing across a page boundary), the address counter
(lower three bits) will roll over and the pointer will be
incremented to point to the next line in the cache. This
can continue to occur up to eight times or until the
cache is full, at which time a Stop condition should be
generated by the master. If a Stop condition is not
received, the cache pointer will roll over to the first line
(byte 0) of the cache, and any further data received will
overwrite previously captured data. The Stop condition
can be sent at any time during the transfer. As with the
byte write operation, once a Stop condition is received,
an internal write cycle will begin. The 64-byte cache will
continue to capture data until a Stop condition occurs or
the operation is aborted (Figure 4-2).
BYTE WRITE
BUS ACTIVITY:
MASTER
BUS ACTIVITY
Page Write
CONTROL
BYTE
WORD
ADDRESS (1)
WORD
ADDRESS (0)
S
T
O
P
DATA
S
0 0 0 0
A
C
K
A
C
K
A
C
K
A
C
K
 2004 Microchip Technology Inc.
24FC32
FIGURE 4-2:
BUS
ACTIVITY
MASTER
S
T
A
R
T
SDA LINE
S
PAGE WRITE
5.0
DATA n
S
T
O
P
DATA n+7
P
0 0 0 0
A
C
K
BUS
ACTIVITY
WORD
ADDRESS (0)
WORD
ADDRESS (1)
CONTROL
BYTE
A
C
K
ACKNOWLEDGE POLLING
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the Stop condition for a Write
command has been issued from the master, the device
initiates the internally timed write cycle. ACK polling
can be initiated immediately. This involves the master
sending a Start condition followed by the control byte
for a Write command (R/W = 0). If the device is still
busy with the write cycle, then no ACK will be returned.
If the cycle is complete, then the device will return the
ACK and the master can then proceed with the next
Read or Write command. See Figure 5-1 for flow
diagram.
A
C
K
A
C
K
FIGURE 5-1:
A
C
K
ACKNOWLEDGE
POLLING FLOW
Send
Write Command
Send Stop
Condition to
Initiate Write Cycle
Send Start
Send Control Byte
with R/W = 0
Did Device
Acknowledge
(ACK = 0)?
No
Yes
Next
Operation
 2004 Microchip Technology Inc.
DS21126E-page 7
24FC32
6.0
READ OPERATION
6.2
Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
slave address is set to one. There are three basic types
of read operations: current address read, random read,
and sequential read.
6.1
Current Address Read
The 24FC32 contains an address counter that
maintains the address of the last word accessed,
internally incremented by one. Therefore, if the
previous access (either a read or write operation) was
to address n (n is any legal address), the next current
address read operation would access data from
address n + 1. Upon receipt of the slave address with
R/W bit set to one, the 24FC32 issues an acknowledge
and transmits the eight bit data word. The master will
not acknowledge the transfer but does generate a Stop
condition and the 24FC32 discontinues transmission
(Figure 6-1).
FIGURE 6-1:
BUS ACTIVITY
MASTER
S
T
A
R
T
SDA LINE
S
CONTROL
BYTE
Contiguous Addressing Across
Multiple Devices
The device select bits A2, A1, A0 can be used to
expand the contiguous address space for up to 256K
bits by adding up to eight 24FC32's on the same bus.
In this case, software can use A0 of the control byte as
address bit A12, A1 as address bit A13, and A2 as
address bit A14.
6.4
Sequential Read
Sequential reads are initiated in the same way as a
random read except that after the 24FC32 transmits
the first data byte, the master issues an acknowledge
as opposed to the Stop condition used in a random
read. This acknowledge directs the 24FC32 to transmit
the next sequentially addressed 8 bit word (Figure 6-3).
Following the final byte transmitted to the master, the
master will NOT generate an acknowledge but will
generate a Stop condition.
DS21126E-page 8
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the
24FC32 as part of a write operation (R/W bit set to 0).
After the word address is sent, the master generates a
Start condition following the acknowledge. This
terminates the write operation, but not before the
internal address pointer is set. Then the master issues
the control byte again but with the R/W bit set to a one.
The 24FC32 will then issue an acknowledge and
transmit the eight bit data word. The master will not
acknowledge the transfer but does generate a Stop
condition which causes the 24FC32 to discontinue
transmission (Figure 6-2).
CURRENT ADDRESS READ
BUS ACTIVITY
6.3
Random Read
S
T
O
P
DATA n
P
A
C
K
N
O
A
C
K
To provide sequential reads the 24FC32 contains an
internal address pointer which is incremented by one at
the completion of each operation. This address pointer
allows the entire memory contents to be serially read
during one operation. The address pointer, however,
will not roll over from address 07FF to address 0000. It
will roll from 07FF to unused memory space.
6.5
Noise Protection
The SCL and SDA inputs incorporate Schmitt Triggers
which suppress noise spikes to ensure proper device
operation even on a noisy bus.
 2004 Microchip Technology Inc.
24FC32
FIGURE 6-2:
S
T
BUS
A
ACTIVITY: R
MASTER T
RANDOM READ
WORD
ADDRESS (1)
CONTROL
BYTE
SDA LINE S
BUS
ACTIVITY:
FIGURE 6-3:
BUS ACTIVITY
MASTER
S
T
A
R
T
WORD
ADDRESS (0)
0 0 0 0
CONTROL
BYTE
S
T
O
P
DATA n
P
S
A
C
K
A
C
K
A
C
K
N
O
A
C
K
A
C
K
SEQUENTIAL READ
CONTROL
BYTE
DATA n
DATA n + 1
DATA n + 2
S
T
O
P
DATA n + X
P
SDA LINE
BUS ACTIVITY
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
 2004 Microchip Technology Inc.
DS21126E-page 9
24FC32
7.0
PAGE CACHE AND ARRAY
MAPPING
The cache is a 64 byte (8 pages x 8 bytes) FIFO buffer.
The cache allows the loading of up to 64 bytes of data
before the write cycle is actually begun, effectively
providing a 64-byte burst write at the maximum bus
rate. Whenever a Write command is initiated, the cache
starts loading and will continue to load until a Stop bit is
received to start the internal write cycle. The total
length of the write cycle will depend on how many
pages are loaded into the cache before the Stop bit is
given. Maximum cycle time for each page is 5 ms. Even
if a page is only partially loaded, it will still require the
same cycle time as a full page. If more than 64 bytes of
data are loaded before the Stop bit is given, the
address pointer will' wrap around' to the beginning of
cache page 0 and existing bytes in the cache will be
overwritten. The device will not respond to any
commands while the write cycle is in progress.
7.1
Cache Write Starting at a Page
Boundary
If a Write command begins at a page boundary
(address bits A2, A1 and A0 are zero), then all data
loaded into the cache will be written to the array in
sequential addresses. This includes writing across a
4K block boundary. In the example shown below,
(Figure 7-1) a Write command is initiated starting at
byte 0 of page 3 with a fully loaded cache (64 bytes).
The first byte in the cache is written to byte 0 of page 3
(of the array), with the remaining pages in the cache
written to sequential pages in the array. A write cycle is
executed after each page is written. Since the write
begins at page 3 and 8 pages are loaded into the
cache, the last 3 pages of the cache are written to the
next row in the array.
DS21126E-page 10
7.2
Cache Write Starting at a NonPage Boundary
When a Write command is initiated that does not begin
at a page boundary (i.e., address bits A2, A1 and A0
are not all zero), it is important to note how the data is
loaded into the cache, and how the data in the cache is
written to the array. When a Write command begins, the
first byte loaded into the cache is always loaded into
page 0. The byte within page 0 of the cache where the
load begins is determined by the three Least Significant
address bits (A2, A1, A0) that were sent as part of the
Write command. If the Write command does not start at
byte 0 of a page and the cache is fully loaded, then the
last byte(s) loaded into the cache will roll around to
page 0 of the cache and fill the remaining empty bytes.
If more than 64 bytes of data are loaded into the cache,
data already loaded will be overwritten.
In the example shown in Figure 7-2, a Write command
has been initiated starting at byte 2 of page 3 in the
array with a fully loaded cache of 64 bytes. Since the
cache started loading at byte 2, the last two bytes
loaded into the cache will 'roll over' and be loaded into
the first two bytes of page 0 (of the cache). When the
Stop bit is sent, page 0 of the cache is written to page
3 of the array. The remaining pages in the cache are
then loaded sequentially to the array. A write cycle is
executed after each page is written. If a partially loaded
page in the cache remains when the Stop bit is sent,
only the bytes that have been loaded will be written to
the array.
7.3
Power Management
This design incorporates a power Standby mode when
the device is not in use and automatically powers off
after the normal termination of any operation when a
Stop bit is received and all internal functions are
complete. This includes any error conditions (i.e., not
receiving an Acknowledge or Stop condition per the
two-wire bus specification). The device also
incorporates VDD monitor circuitry to prevent
inadvertent writes (data corruption) during low-voltage
conditions. The VDD monitor circuitry is powered off
when the device is in Standby mode in order to further
reduce power consumption.
 2004 Microchip Technology Inc.
24FC32
FIGURE 7-1:
1
CACHE WRITE TO THE ARRAY STARTING AT A PAGE BOUNDARY
Write command initiated at byte 0 of page 3 in the array;
First data byte is loaded into the cache byte 0.
2 64 bytes of data are loaded into cache.
cache page 0
cache
byte 0
3
• • •
cache
byte 1
cache
byte 7
cache page 1
bytes 8-15
cache page 2
bytes 16-23
Write from cache into array initiated by Stop bit.
Page 0 of cache written to page 3 of array.
Write cycle is executed after every page is written.
page 0 page 1 page 2 byte 0 byte 1 • • •
page 0 page 1 page 2
page 3
4
• • •
cache page 7
bytes 56-63
Remaining pages in cache are written
to sequential pages in array.
byte 7 page 4 • • • page 7 array row n
page 4 • • • page 7 array row n + 1
5 Last page in cache written to page 2 in next row.
FIGURE 7-2:
CACHE WRITE TO THE ARRAY STARTING AT A NON-PAGE BOUNDARY
1
3
cache
byte 0
Write command initiated; 64 bytes of data
loaded into cache starting at byte 2 of page 0.
cache
byte 1
cache
byte 2
Last 2 bytes
loaded into page
0 of cache.
4
• • •
cache
byte 7
cache page 1
bytes 8-15
2
Last 2 bytes ‘roll ever’
to beginning.
cache page 2
bytes 16-23
Write from cache into array initiated by Stop bit.
Page 0 of cache written to page 3 of array.
Write cycle is executed after every page is written.
• • •
5
cache page 7
bytes 56-63
Remaining bytes in cache
are written sequentially to
array.
array row n
page 0 page 1 page 2 byte 0 byte 1 byte 2 byte 3 byte 4 • • • byte 7 page 4 • • • page 7
page 0 page 1 page 2
page 3
page 4 • • • page 7
array row n+1
6 Last 3 pages in cache written to next row in array.
 2004 Microchip Technology Inc.
DS21126E-page 11
24FC32
8.0
PIN DESCRIPTIONS
8.1
A0, A1, A2 Chip Address Inputs
The A0..A2 inputs are used by the 24FC32 for multiple
device operation and conform to the two-wire bus
standard. The levels applied to these pins define the
address block occupied by the device in the address
map. A particular device is selected by transmitting the
corresponding bits (A2, A1, A0) in the control byte
(Figure 3-3).
8.2
SDA Serial Address/Data Input/
Output
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pull-up
resistor to VCC (typical 2 KΩ, must consider total bus
capacitance and maximum rise/fall times).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
8.3
SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
DS21126E-page 12
 2004 Microchip Technology Inc.
24FC32
APPENDIX A:
REVISION HISTORY
Revision D
Corrections to Section 1.0, Electrical Characteristics.
 2004 Microchip Technology Inc.
DS21126E-page 13
24FC32
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO.
X
/XX
XXX
Device
Temperature
Range
Package
Pattern
Device
24FC32 32K, 1 MHz I2C™ Serial EEPROM
24FC32T 32K, 1 MHz I2C™ Serial EEPROM (Tape and Reel)
Temperature Range
Blank
I
=
0°C to
= -40°C to
Package
P
L
=
=
+70°C
+85°C
Plastic DIP (300 mil Body)
Plastic SOIC (207 mil Body, EIAJ standard)
Sales and Support
Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1.
2.
3.
Your local Microchip sales office
The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
The Microchip Worldwide Site (www.microchip.com)
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
DS21126E-page 14
 2004 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices:
•
Microchip products meet the specification contained in their particular Microchip Data Sheet.
•
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•
Microchip is willing to work with the customer who is concerned about the integrity of their code.
•
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is intended through suggestion only
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
No representation or warranty is given and no liability is
assumed by Microchip Technology Incorporated with respect
to the accuracy or use of such information, or infringement of
patents or other intellectual property rights arising from such
use or otherwise. Use of Microchip’s products as critical
components in life support systems is not authorized except
with express written approval by Microchip. No licenses are
conveyed, implicitly or otherwise, under any intellectual
property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART,
PRO MATE, PowerSmart, rfPIC, and SmartShunt are
registered trademarks of Microchip Technology Incorporated
in the U.S.A. and other countries.
AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL,
SmartSensor and The Embedded Control Solutions Company
are registered trademarks of Microchip Technology
Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, dsPICDEM,
dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR,
FanSense, FlexROM, fuzzyLAB, In-Circuit Serial
Programming, ICSP, ICEPIC, Migratable Memory, MPASM,
MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net,
PICLAB, PICtail, PowerCal, PowerInfo, PowerMate,
PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial,
SmartTel and Total Endurance are trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2004, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received ISO/TS-16949:2002 quality system certification for
its worldwide headquarters, design and wafer fabrication facilities in
Chandler and Tempe, Arizona and Mountain View, California in
October 2003. The Company’s quality system processes and
procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
 2004 Microchip Technology Inc.
DS21126E-page 15
WORLDWIDE SALES AND SERVICE
AMERICAS
China - Beijing
Singapore
Corporate Office
Unit 706B
Wan Tai Bei Hai Bldg.
No. 6 Chaoyangmen Bei Str.
Beijing, 100027, China
Tel: 86-10-85282100
Fax: 86-10-85282104
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: www.microchip.com
China - Chengdu
3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034
Fax: 770-640-0307
Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200
Fax: 86-28-86766599
Boston
China - Fuzhou
2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848
Fax: 978-692-3821
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506
Fax: 86-591-7503521
Atlanta
Chicago
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071
Fax: 630-285-0075
Dallas
16200 Addison Road, Suite 255
Addison Plaza
Addison, TX 75001
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250
Fax: 248-538-2260
Kokomo
2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
25950 Acero St., Suite 200
Mission Viejo, CA 92691
Tel: 949-462-9523
Fax: 949-462-9608
San Jose
1300 Terra Bella Avenue
Mountain View, CA 94043
Tel: 650-215-1444
Fax: 650-961-0286
Toronto
6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699
Fax: 905-673-6509
China - Hong Kong SAR
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Taiwan
Kaohsiung Branch
30F - 1 No. 8
Min Chuan 2nd Road
Kaohsiung 806, Taiwan
Tel: 886-7-536-4816
Fax: 886-7-536-4817
Taiwan
Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
Taiwan
Taiwan Branch
13F-3, No. 295, Sec. 2, Kung Fu Road
Hsinchu City 300, Taiwan
Tel: 886-3-572-9526
Fax: 886-3-572-6459
EUROPE
China - Shanghai
Austria
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700
Fax: 86-21-6275-5060
Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393
China - Shenzhen
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910
Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380
Fax: 86-755-8295-1393
China - Shunde
Room 401, Hongjian Building, No. 2
Fengxiangnan Road, Ronggui Town, Shunde
District, Foshan City, Guangdong 528303, China
Tel: 86-757-28395507 Fax: 86-757-28395571
China - Qingdao
Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205
India
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O’Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-22290061 Fax: 91-80-22290062
Japan
ASIA/PACIFIC
Yusen Shin Yokohama Building 10F
3-17-2, Shin Yokohama, Kohoku-ku,
Yokohama, Kanagawa, 222-0033, Japan
Tel: 81-45-471- 6166 Fax: 81-45-471-6122
Australia
Korea
Microchip Technology Australia Pty Ltd
Unit 32 41 Rawson Street
Epping 2121, NSW
Sydney, Australia
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5932 or
82-2-558-5934
Denmark
France
Parc d’Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany
Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy
Via Salvatore Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands
Waegenburghtplein 4
NL-5152 JR, Drunen, Netherlands
Tel: 31-416-690399
Fax: 31-416-690340
United Kingdom
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869
Fax: 44-118-921-5820
07/12/04
 2004 Microchip Technology Inc.
Similar pages