ACT-D1M96S High Speed 1MBx96 SDRAM (2/11)

Standard Products
ACT-D1M96S High Speed 96 MegaBit 3.3V
Synchronous DRAM Multichip Module
www.aeroflex.com/Avionics
February 3, 2011
FEATURES
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
❑
Six (6) low power 1M x 16 synchronous dynamic random access memory chips in one MCM
User Configureable as "2" independent 512K x 48 x 2 banks
High-Speed, low-noise, low-voltage TTL (LVTTL) interface
3.3-V Power supply (±10% tolerance)
Separate logic and output driver power pins
Two banks for on-chip interleaving (gapless accesses)
Up to 50-MHz data rates
CAS latency (CL) programmable to 2 cycles from column-address entry
Burst length programmable to 4 or 8
Pipeline architecture
Cycle-by-cycle DQ-bus write mask capability with upper and lower byte control
Chip select and clock enable for enhanced-system interfacing
Serial Burst Sequence
Auto-Refresh
4K refresh (Total for Both Banks)
Designed for commercial, industrial and aerospace applications
MIL-PRF-38534 compliant devices available
Aeroflex-Plainview is a class H & K MIL-PRF-38534 manufacturer
200-Lead, hermetic, CQFP, cavity-up package
GENERAL DESCRIPTION
The ACT-D1M96S device is a high-speed 96Mbit synchronous dynamic random access memory (SDRAM)
organized as 2 independent 512K x 48 x 2 banks. All inputs and outputs of the ACT-D1M96S are compatible with
the LVTTL interface. All inputs and outputs are synchronized with the CLK input to simplify system design and
enhance use with high-speed microprocessors and caches.
SCD3369-1 Rev G
S
E
C
T
I
O
N
A
CS1
CLK1
CKE1
DQMU1
DQML1
RAS1
CAS1
WE1
A0-A11
12
1M x 16 or
512K x 16 x 2 Banks
BANK T
1M x 16 or
512K x 16 x 2 Banks
1M x 16 or
512K x 16 x 2 Banks
BANK B
16
S
E
C
T
I
O
N
B
CS2
CLK2
CKE2
DQMU2
DQML2
RAS2
CAS2
WE2
BA0-BA11
16
16
DQ0-15
DQ16-31
DQ32-47
1M x 16 or
512K x 16 x 2 Banks
1M x 16 or
512K x 16 x 2 Banks
1M x 16 or
512K x 16 x 2 Banks
12
BANK T
BANK B
16
16
DQ48-63
DQ64-79
16
DQ80-95
FIGURE 1 – Block Diagram
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
2
OPERATION
programmed to occur two CLK cycles after the read
command. The delay between the READ command
and the beginning of the output burst is known as CAS
latency. After the initial output cycle begins, the data
burst occurs at the CLK frequency without any
intervening gaps.
There is no latency for data-in cycles (write latency).
The first data-in cycle of a write burst is entered at the
same rising edge of CLK on which the WRT command
is entered. The write latency is fixed and is not
determined by the mode-register contents.
All inputs to the ACT-D1M96S SDRAM are latched on
the rising edge of the system (synchronous) clock. The
outputs, DQ0-DQ95, also are referenced to the rising
edge of CLK. The ACT-D1M96S has two banks in
each section that are accessed independently. A bank
must be activated before it can be accessed (read from
or written to). Refresh cycles refresh both banks
alternately.
Five basic commands or functions control
most operations of the ACT-D1M96S:
l Bank activate/row-address entry
l Column-address entry/write operation
l Column-address entry/read operation
l Bank deactivate
l Auto-refresh
Two-Bank Operation
The ACT-D1M96S contains two independent banks
that can be accessed individually or in an interleaved
fashion. Each bank must be activated with a row
address before it can be accessed. Each bank then must
be deactivated before it can be activated again with a
new row address. The bank-activate / row-address-entry
command (ACTV) is entered by holding RAS low,
CAS high, WE high, and A11 valid on the rising edge
of CLK. A bank can be deactivated either automatically
during a READ-P or a WRT-P command or by use of
the deactivate-bank (DEAC) command. Both banks can
be deactivated at once by use of the DCAB command
(see Table 1 and the section on bank deactivation).
Additionally, operations can be controlled by three
methods:
l Chip select (CS) to select/ deselect the
devices
l DQMx to enable/mask the DQ signals on
a cycle-by-cycle basis
l CKE to suspend (or gate) the CLK input
The device contains a mode register that must be
programmed for proper operation. Table 1 through
Table 3 show the various operations that are available
on the ACT-D1M96S. These truth tables identify the
command and/or operations and their respective
mnemonics. Each truth table is followed by a legend
that explains the abbreviated symbols. An access
operation refers to any read or write command in
progress at cycle n. Access operations include the cycle
upon which the read or write command is entered and
all subsequent cycles through the completion of the
access burst.
Two-Bank Row-access Operation
The two-bank feature allows access of information on
random rows at a higher rate of operation than is
possible with a standard DRAM, by activating one
bank with a row address and, while the data stream is
being accessed to/from that bank, activating the second
bank with another row address. When the data stream
to or from the first bank is complete, the data stream to
or from the second bank can begin without
interruption. After the second bank is activated, the first
bank can be deactivated to allow the entry of a new row
address for the next round of accesses. In this manner,
operation can continue in an interleaved fashion.
Burst Sequence
All data for the ACT-D1M96S is written or read in a
burst fashion, that is, a single starting address is entered
into the device and then the ACT-D1M96S internally
accesses a sequence of locations based on that starting
address. After the first access some of the subsequent
accesses can be at preceding as well as succeeding
column addresses, depending on the starting address
entered. This sequence is programmed to follow a
serial burst (see Table 4 and 5). The length of the burst
can be programmed is 4 or 8. After a read burst is
complete (as determined by the programmed-burst
length), the outputs are in the high-impedance state
until the next read access is initiated.
Two-Bank Column-Access Operation
The availability of two banks allows the access of data
from random starting columns between banks at a
higher rate of operation. After activating each bank
with a row address (ACTV command), A11 can be
used to alternate READ or WRT commands between
the banks to provide gapless accesses at the CLK
frequency, provided all specified timing requirements
are met.
Bank Deactivation (Precharge)
Both banks can be deactivated (placed in precharge)
simultaneously by using the DCAB command. A single
bank can be deactivated by using the DEAC command.
Latency
The beginning data-out cycle of a read burst can be
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
3
Setting the Mode Register
The DEAC command is entered identically to the
DCAB command except that A10 must be low and
A11 used to select the bank to be precharged as shown
in Table 1. A bank can be deactivated automatically by
using A10 during a read or write command. If A10 is
held high during the entry of a read or write command,
the accessed bank (selected by A11) is deactivated
automatically upon completion of the access burst. If
A10 is held low during the entry of a read or write
command, that bank remains active following the
burst. The read and write commands with automatic
deactivation are signified as READ-P and WRT-P.
The ACT-D1M96S contains a mode register in each
chip that must be programmed with the CAS latency,
the burst type, and the burst length. This is
accomplished by executing a mode-register set (MRS)
command with the information entered on the address
lines A0-A9. A logic 0 must be entered on A7 and A8,
but A10 and A11 are don’t-care entries for the
ACT-D1M96S. When A9 = 0, the write-burst length is
defined by A0-A2. Figure 1 shows the valid
combinations for a successful MRS command. Only
valid addresses allow the mode register to be changed.
If the addresses are not valid, the previous contents of
the mode register remain unaffected. The MRS
command is executed by holding RAS, CAS, and WE
low and the input mode word valid on A0-A9 on the
rising edge of CLK (see Table 1). The MRS command
can be executed only when both banks are deactivated.
Chip Select (CS)
CS can be used to select or deselect the ACT-D1M96S
for command entry, which might be required for
multiple-memory-device decoding. If CS is held high
on the rising edge of CLK (DESL command), the
device does not respond to RAS, CAS, or WE until the
device is selected again by holding CS low on the
rising edge of CLK. Any other valid command can be
entered simultaneously on the same rising CLK edge
of the select operation. The device can be
selected/deselected on a cycle-by-cycle basis (see
Table 1 and Table 2). The use of CS does not affect an
access burst that is in progress; the DESL command
can only restrict RAS, CAS, and WE input to the
ACT-D1M96S.
Refresh
The ACT-D1M96S must be refreshed at intervals not
exceeding tREF (see timing requirements) or data
cannot be retained. Refresh can be accomplished by
performing a read or write access to every row in both
banks or 4096 auto-refresh (REFR) commands.
Regardless of the method used, refresh must be
accomplished before tREF has expired.
Auto Refresh (REFR)
Data Mask
Before performing a REFR, both banks of all 6 chips
must be deactivated (placed in precharge). To enter a
REFR command, RAS and CAS must be low and WE
must be high upon the rising edge of CLK (see
Table 1). The refresh address is generated internally
such that, after 4096 REFR commands, both banks of
all 6 chips of the ACT-D1M96S have been refreshed.
The external address and bank select (A11) are
ignored. The execution of a REFR command
automatically deactivates both banks upon completion
of the internal auto-refresh cycle, allowing consecutive
REFR-only commands to be executed, if desired,
without any intervening DEAC commands. The REFR
commands do not necessarily have to be consecutive,
but all 4096 must be completed before tREF expires.
The mask command or its opposite, the data-in enable
(ENBL) command (see Table 3), is performed on a
cycle-by-cycle basis to gate any data cycle within a
write burst. DQML controls DQ0-7, DQ16-23,
DQ32-39, DQ48-55, DQ64-71, DQ80-87 and DQMU
controls DQ8-15, DQ24-31, DQ40-47, DQ56-63,
DQ72-79, and DQ88-95. The application of DQMx to a
write burst has no latency (nDID = 0 cycle). During a
write burst, if DQMx is held high on the rising edge of
CLK, the data-input is ignored on that cycle.
CLK-Suspend
For normal device operation, CKE should be held high
to enable CLK. If CKE goes low during the execution
of a READ (READ-P) or WRT (WRT-P) operation, the
DQ bus occurring at the immediate next rising edge of
CLK is frozen at its current state, and no further inputs
are accepted until CKE returns high. This is known as a
CLK-suspend operation, and its execution indicates a
HOLD command. The device resumes operation from
the point when it was placed in suspension, beginning
with the second rising edge of CLK after CKE returns
high.
Power Up Initialization
Device initialization should be performed after a power
up to the full VCC level. After power is established, a
200µs interval is required (with no inputs other than
CLK). After this interval, both banks of the device
must be deactivated. Eight REFR commands must be
performed, and the mode register must be set to
complete the device initialization.
General Information for AC Timing
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
4
Measurements
All specifications referring to READ commands are
also valid for READ-P commands unless otherwise
noted. All specifications referring to WRT commands
are also valid for WRT-P commands unless otherwise
noted. All specifications referring to consecutive
commands are specified as consecutive commands for
the same bank unless otherwise noted.
For additional Detail Information regarding the
operation of the individual chip (IC42S16100) see
ICSI
(Integrated
Circuit
Solution
Inc.)
524,288-WORD
BY
16-BIT
BY
2-BANK
SYNCHRONOUS DYNAMIC RANDOM ACCESS
MEMORY Datasheet Revision D dated 6/24/05 or
contact the Aeroflex Sales Department.
Note: For all pin references in the General Description,
both sections apply. For example, A11 signals also
apply for BA11 signals.
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA11
BA10
BA9
BA8
BA7
BA6
BA5
BA4
BA3
BA2
BA1
BA0
0
0
Reserved
0 = Serial
Register
Bit
A9/BA9
0
Register Bits†
Register Bits†
Write Burst
Length
A6
A5
A4
BA6
BA5
BA4
0
1
0
A2 - A0
BA2 - BA0
CAS Latency
2
Burst Length
A2
A1
A0
BA2
BA1
BA0
0
1
0
4
0
1
1
8
NOTES:
† All other combinations are reserved.
FIGURE 1 – Mode Register Programming
3.3 V
1200 Ω
Output
10 pF
870 Ω
PARAMETER
TYP
UNITS
Input Pulse Level
0.4 – 2.4
V
5
ns
1.5
V
Input Rise and Fall
Input and Output Timing
Reference Level
FIGURE 2 – LVTTL Load Circuit
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
5
TABLE 1 — Basic Command Truth Table †
Command
‡
State of
Bank(s)
RAS1
CAS1
WE1
A11
A10
A9-A0
RAS2
CAS2
WE2
BA11
BA10
BA9-BA0
L
L
L
L
X
X
A8,BA8,A7,BA7 = 0
Mnemonic
A9,BA9 = V
T = deac
Mode register set
CS1
CS2
B = deac
MRS
A6-A0,BA6-BA0 = V
Bank deactivate (precharge)
X
L
L
H
L
BS
L
X
DEAC
Deactivate all banks (precharge)
X
L
L
H
L
X
H
X
DCAB
Bank activate/row-address entry
SB = deac
L
L
H
H
BS
V
V
ACTV
Column-address entry/write
operation
SB = actv
L
H
L
L
BS
L
V
WRT
Column-address entry/write
operation with auto-deactivate
SB = actv
L
H
L
L
BS
H
V
WRT-P
Column-address entry/read
operation
SB = actv
L
H
L
H
BS
L
V
READ
Column-address entry/read
operation with auto-deactivate
SB = actv
L
H
L
H
BS
H
V
READ-P
Burst stop
SB = actv
L
H
H
L
X
X
X
STOP
No operation
X
L
H
H
H
X
X
X
NOOP
Control-input inhibit/no operation
X
H
X
X
X
X
X
X
DESL
L
L
L
H
X
X
X
REFR
Auto refresh
T = deac
§
B = deac
NOTES:
† For execution of these commands on cycle n:
-CKE (n-1) must be high, or
-tCES and nCLE must be satisfied for clock-suspend exit.
DQMx(n) is a don’t care.
‡ All other unlisted commands are considered vendor-reserved commands or illegal commands.
§ Auto-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry.
Legend:
n = CLK cycle number, L = Logic low, H = Logic high, X = Don’t care, either logic low or logic high, V = Valid, T = Bank T, B = Bank B,
actv = Activated, deac = Deactivated, BS = Logic high to select bank T; logic low to select bank B, SB = Bank selected by A11 at cycle n
TABLE 2 — Clock Enable (CKE) Command Truth Table †
Command
‡
CLK suspend on cycle (n + 1)
CLK suspend exit on cycle (n + 1)
State of Bank(s)
T = access operation¶
B = access operation¶
T = access operation¶
B = access operation¶
CKE
(n-1)
CKE
(n)
CS
RAS
CAS
WE
(n)
(n)
(n)
(n)
H
L
X
X
X
X
HOLD
L
H
X
X
X
X
—
Mnemonic
NOTES:
† For execution of these commands, A0-A11 (n) and DQMx (n) are don’t cares.
‡ All other unlisted commands are considered vendor-reserved commands or illegal commands.
¶ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in
cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of
a write operation.
Legend:
n = CLK cycle number, L = Logic low, H = Logic high, X = Don’t care, either logic low or logic high, T = Bank T, B = Bank B
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
6
TABLE 3 — Data-Mask (DQM) Command Truth Table †
Command
DQML
‡
State of Bank(s)
§
Data In (n)
Data Out
(n+2)
Mnemonic
X
N/A
Hi-Z
—
X
N/A
Hi-Z
—
DQMU
(n)
T = deac and
B = deac
—
T = actv and
B = actv
—
(no access operation)
¶
Data-in enable
T = Write or
B = Write
L
V
N/A
ENBL
Data-in mask
T = Write or
B = Write
H
M
N/A
MASK
Data-out enable
T = Write or
B = Write
L
N/A
V
ENBL
NOTES:
† For execution of these commands on cycle n:
- CKE (n) must be high, or
- t CES and n CLE must be satisfied for clock suspend exit.
CS(n), RAS(n), CAS(n), WE(n), and A0-A11 are don’t cares.
‡ All other unlisted commands are considered vendor-reserved commands or illegal commands.
§ DQML controlsDQ0-7, DQ16-23, DQ32-39, DQ48-55, DQ64-71, DQ80-87 and DQMU controls DQ8-15, DQ24-31, DQ40-47, DQ56-63,
DQ72-79, and DQ88-95.
¶ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle
of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write
operation.
Legend:
n = CLK cycle number, L = Logic low, H = Logic high, X = Don’t care, either logic low or logic high, V = Valid, M = Masked input data,
N/A = Not applicable, T = Bank T, B = Bank B, actv = Activated, deac = Deactivated, write = Activated and accepting data inputs on cycle
n, read = Activated and delivering data outputs on cycle (n + 2)
TABLE 4 — Serial 4-Word Burst Sequences
INTERNAL COLUMN ADDRESS A1-A0, BA1-BA0
DECIMAL
BINARY
START
2ND
3RD
4TH
START
2ND
3RD
4TH
0
1
2
3
00
01
10
11
1
2
3
0
01
10
11
00
2
3
0
1
10
11
00
01
3
0
1
2
11
00
01
10
TABLE 5 – Serial 8-Word Burst Sequences
INTERNAL COLUMN ADDRESS A2-A0, BA2-BA0
DECIMAL
BINARY
START
2ND
3RD
4TH
5TH
6TH
7TH
8TH
START
2ND
3RD
4TH
5TH
6TH
7TH
8TH
0
1
2
3
4
5
6
7
000
001
010
011
100
101
110
111
1
2
3
4
5
6
7
0
001
010
011
100
101
110
111
000
2
3
4
5
6
7
0
1
010
011
100
101
110
111
000
001
3
4
5
6
7
0
1
2
011
100
101
110
111
000
001
010
4
5
6
7
0
1
2
3
100
101
110
111
000
001
010
011
5
6
7
0
1
2
3
4
101
110
111
000
001
010
011
100
6
7
0
1
2
3
4
5
110
111
000
001
010
011
100
101
7
0
1
2
3
4
5
6
111
000
001
010
011
100
101
110
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
7
Absolute Maximum Ratings 1
Symbol
Rating
Range
Units
VCC
Supply Voltage
-0.5 to 4.6
V
VCCQ
Supply Voltage range for output drivers
-0.5 to 4.6
V
Voltage range on any pin with respect to VSS
-0.5 to 4.6
V
TBIAS
Case Temperature under Bias 2
-55 to +125
•C
TSTG
Storage Temperature
-65 to +150
•C
Short-Circuit Output Current
50
mA
Power Dissipation
4.2
W
VRANGE
ISHORT
PW
1. Stresses above those listed under "Absolute Maximums Rating" may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The temperature rise of θjc is negligible due to the low duty cycle during testing.
Recommended Operating Conditions
Symbol
Parameter
Minimum
Typical
Maximum
Units
VCC
Supply Voltage
3
3.3
3.6
V
VCCQ
Supply Voltage range for output drivers
3
3.3
3.6
V
VSS
Supply Voltage
-
0
-
V
VSSQ
Supply Voltage range for output drivers
-
0
-
V
VIH
Input High Voltage
2
-
VCC + 0.3
V
VIL
Input Low Voltage 1
-0.3
-
0.8
V
TC
Operating Temperature (Case) 2
-55
-
+107
°C
Notes:
1. VIL Minimum = 1.5Vac (Pulsewidth < 5ns)
2. The temperature rise of θjc is negligible due to the low duty cycle during testing.
DC Characteristics
(VCC = 3.3V ±10%; Tc =-55°C to +107°C, See Notes 1 & 5)
Parameter
Symbol
Conditions
Min
Max
Units
Output Low Voltage
VOL
IOL = 2mA
-
0.4
V
Output High Voltage
VOH
IOH = -2mA
2.4
-
V
Input current (Leakage)
II
0V < VI < VCC + 0.3V, All other pins = 0V to VCC
-10
+10
µA
Output current (Leakage)
IO
0V < VO < VCC + 0.3V, Output disabled
-10
+10
µA
Precharge standby current
in non-power-down mode
ICC2N
CKE > VIH MIN, tCK = 20ns (See Note 2)
-
180
mA
ICC2NS
CKE > VIH MIN, CLK < VIL MAX, tCK = ∞
(See Note 3)
-
120
mA
Notes:
1. All specifications apply to the device after power- up initialization. All control and address inputs must be stable and valid.
2. Control, DQ, and address inputs change state only once every 40 ns.
3. Control, DQ, and address inputs do not change (stable).
4. All ICC parameters measured with VCC, not VCCQ.
5. The temperature rise of θjc is negligible due to the low duty cycle during testing.
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
8
Capacitance†
(f = 1MHz, Tc = 25°C)
Symbol
Ci(S)
Ci(AC)
Ci(E)
CO
Parameter
Min
Max
Units
Input Capacitance, CLK Input
-
50
pF
Input Capacitance, Address and Control Inputs: A0-A11, CS, DQMx, RAS, CAS, WE
-
40
pF
Input Capacitance, CKE Input
-
50
pF
Output Capacitance
-
20
pF
†Parameters Guaranteed but not tested.
AC Timing†‡
(Vcc = 3.3V ±0.3V, Tc = -55°C to +107•C, See Note 4)
Parameter
Symbol
Test Conditions
Min
Max
Units
Cycle time, CLK
tCK2
CAS latency = 2
20
-
ns
Pulse duration, CLK high
tCH
6
-
ns
Pulse duration, CLK low
tCL
6
-
ns
Access time, CLK high to data out (see Note 1)
tAC2
-
13
ns
Hold time, CLK high to data out
tOH
1
-
ns
Setup time, address, control, and data input
tIS
5
-
ns
Hold time, address, control, and data input
tIH
3
-
ns
Delay time, ACTV command to DEAC or DCAB
command
tRAS
72
100000
ns
Delay time, ACTV or REFR to ACTV, MRS or
REFR command
tRC
108
-
ns
Delay time ACTV command to READ, READ-P,
WRT, or WRT-P command (see Note 2)
tRCD
30
-
ns
Delay time, DEAC or DCAB command to ACTV,
MRS or REFR command
tRP
36
-
ns
Delay time, ACTV command in one bank to ACTV
command in the other bank
tRRD
24
-
ns
Delay time, MRS command to ACTV, MRS or
REFR command
tRSA
30
-
ns
Final data out of READ-P operation to ACTV,
MRS or REFR command
CAS latency = 2
tAPR
Min
-
ns
tRP - (CL -1) * tCK
(See Note 3)
Final data in of WRT-P operation to ACTV, MRS
or REFR command
tAPW
60
-
ns
Delay time, final data in of WRT operation to
DEAC or DCAB command
tWR
20
-
ns
Refresh interval
tREF
50
ms
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
9
AC Timing†‡ con’t
(Vcc = 3.3V ±0.3V, Tc = -55°C to +107•C, See Note 4)
Parameter
Symbol
Test Conditions
Min
Max
Units
Delay time, CS low or high to input enabled or
inhibited
nCDD
0
0
cycle
Delay time, CKE high or low to CLK enabled or
disabled
nCLE
1
1
cycle
Delay time, final data in of WRT operation to
READ, READ-P, WRT, or WRT-P
nCWL
1
Delay time, ENBL or MASK command to enabled
or masked data in
nDID
0
0
cycle
Delay time, ENBL or MASK command to enabled
or masked data out
nDOD
2
2
cycle
Delay time, DEAC or DCAB, command to DQ in
high-impedance state
nHZP2
2
cycle
Delay time, WRT command to first data in
nWCD
0
cycle
Delay time, STOP command to READ or WRT
command
nBSD
2
cycle
CAS latency = 2
0
cycle
† See Figure 2 - LVTTL Load Circuit for load circuits.
‡ All references are made to the rising transition of CLK, unless otherwise noted.
NOTES:
1. tAC is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out tAC is referenced
from the rising transition of CLK within the following cycle: CAS latency minus one cycle after the READ command. An access time is
measured at output reference level 1.5 V.
2. For read or write operations with automatic deactivate, tRCD must be set to satisfy minimum tRAS.
3. CL = CAS Latency.
4. The temperature rise of θJC is negligible due to the low duty cycle during testing.
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
10
tCK
tCH
CLK
tT
tCL
tT
tiS
tiH
DQ, A0-A11, CS, RAS,
CAS, WE, DQMx, CKE
tT
tiH
tiS, tCESP
DQ, A0-A11, CS, RAS,
CAS, WE, DQMx, CKE
tT
FIGURE 3 – Input Attribute Parameters
CAS latency
CLK
ACTV
Command
tHZ
tAC
READ
Command
tLZ
tOH
DQ
FIGURE 4 – Output Parameters
DESL
nCDD
Command Disable
ACTV
tRAS
DEAC, DCAB
ACTV, REFR
tRC
ACTV (same bank), MRS, REFR
ACTV
tRCD
READ, READ-P, WRT, WRT-P
DEAC, DCAB
tRP
ACTV, MRS, REFR
ACTV
tRRD
ACTV (Different Bank)
MRS
tRSA
ACTV, MRS, REFR
FIGURE 5 – Command-to-Command Parameters
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
11
Package Information – "F20" – CQFP 200 Leads
1.464 (37.186) SQ
1.436 (36.474) SQ
150
101
100
.028 (.711)
.022 (.559)
151
.010R MIN
.015 (.381)
.009 (.229)
.010R MIN
.130 (3.302)
MAX
1.230 (31.242)
1.220 (30.988)
49 Spaces at .025
(49 Spaces at .635)
0°±5°
.100 (2.540)
.080 (2.032)
.012 (.304)
.009 (.229)
.055 (1.400)
.035 (.889)
Detail "A"
51
200
Pin 1 Chamfer
1
50
.045 (1.143)
REF
.1.290 (32.766) SQ
REF
Detail "A"
.008 (.202)
.005 (.127)
1.664 (42.266)
1.596 (40.538)
.115 (2.921)
MAX
.066 (1.676)
.054 (1.372)
Note: 1. All Dimensions in inches (Millimeters) MAX or Typical where noted.
MIN
PIN NOMENCLATURE
A0-A10
BA0-BA10
Address Inputs
A0-A10, BA0-BA10 Row Addresses
A0-A7, BA0-BA7 Column Addresses
A10, BA10 Automatic-Precharge Select
A11,BA11
Bank Select
CAS1,CAS2
Column-Address Strobe
CKE1,CKE2
Clock Enable
CLK1,CLK2
System Clock
CS1,CS2
Chip Select
DQ0-DQ95
SDRAM Data Input/Output
DQML1,2
DQMU1,2
Data/Input Mask Enables
RAS1,RAS2
Row-Address Strobe
VCC
Power Supply
VCCQ
Power Supply for Output Drivers
VSS
Ground
VSSQ
Ground for Output Drivers
WE1,WE2
Write Enable
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
12
ACT-D1M96S CQFP PINOUTS – "F20"
Pin
#
Function
Pin
#
Function
Pin
#
Function
Pin
#
Function
Pin
#
Function
1
DQ2
41
DQ91
81
DQ67
121
VSSQ
161
DQ30
2
DQ3
42
VSSQ
82
DQ66
122
BA1
162
VSSQ
3
VSSQ
43
DQ92
83
VSS
123
BA2
163
DQ29
4
DQ4
44
DQ93
84
DQ65
124
VCCQ
164
DQ28
5
DQ5
45
VCCQ
85
DQ64
125
BA3
165
VCC
6
VCCQ
46
DQ94
86
VCC
126
A4
166
DQ27
7
DQ6
47
DQ95
87
DQ63
127
VCCQ
167
DQ26
8
DQ7
48
VSSQ
88
DQ62
128
A5
168
VSS
9
VSSQ
49
DQ87
89
VSSQ
129
A6
169
DQ25
10
DQML1
50
DQ86
90
DQ61
130
VSSQ
170
DQ24
11
WE1
51
DQ85
91
DQ60
131
A7
171
VSSQ
12
VSSQ
52
DQ84
92
VSSQ
132
A8
172
CLK1
13
CAS1
53
VSSQ
93
DQ59
133
VSS
173
CKE1
14
RAS1
54
DQ83
94
DQ58
134
A9
174
VCCQ
15
VCC
55
DQ82
95
VCCQ
135
DQMU1
175
DQ23
16
CS1
56
VCCQ
96
DQ57
136
VCC
176
DQ22
17
A11
57
DQ81
97
DQ56
137
DQ40
177
VCCQ
18
VSS
58
DQ80
98
VSSQ
138
DQ41
178
DQ21
19
A10
59
VSSQ
99
DQ48
139
VSSQ
179
DQ20
20
A0
60
DQ79
100
DQ49
140
DQ42
180
VSSQ
21
VSSQ
61
DQ78
101
DQ50
141
DQ43
181
DQ19
22
A1
62
VSSQ
102
DQ51
142
VSSQ
182
DQ18
23
A2
63
DQ77
103
VSSQ
143
DQ44
183
VSS
24
VCCQ
64
DQ76
104
DQ52
144
DQ45
184
DQ17
25
A3
65
VCC
105
DQ53
145
VCCQ
185
DQ16
26
BA4
66
DQ75
106
VCCQ
146
DQ46
186
VCC
27
VCCQ
67
DQ74
107
DQ54
147
DQ47
187
DQ15
28
BA5
68
VSS
108
DQ55
148
VSSQ
188
DQ14
29
BA6
69
DQ73
109
VSSQ
149
DQ39
189
VSSQ
30
VSSQ
70
DQ72
110
DQML2
150
DQ38
190
DQ13
31
BA7
71
VSSQ
111
WE2
151
DQ37
191
DQ12
32
BA8
72
CLK2
112
VSSQ
152
DQ36
192
VSSQ
33
VSS
73
CKE2
113
CAS2
153
VSSQ
193
DQ11
34
BA9
74
VCCQ
114
RAS2
154
DQ35
194
DQ10
35
DQMU2
75
DQ71
115
VCC
155
DQ34
195
VCCQ
36
VCC
76
DQ70
116
CS2
156
VCCQ
196
DQ9
37
DQ88
77
VCCQ
117
BA11
157
DQ33
197
DQ8
38
DQ89
78
DQ69
118
VSS
158
DQ32
198
VSSQ
39
VSSQ
79
DQ68
119
BA10
159
VSSQ
199
DQ0
40
DQ90
80
VSSQ
120
BA0
160
DQ31
200
DQ1
SCD3369-1 Rev G 2/3/11
Aeroflex Plainview
13
SAMPLE ORDERING INFORMATION
Part Number
Screening
Speed
Package
ACT-D1M96S-020F20C
Commercial Temperature
20 ns
200 Lead CQFP
ACT-D1M96S-020F20T
Extended Temperature
20 ns
200 Lead CQFP
ACT-D1M96S-020F20M
Extended Temperature Screening
20 ns
200 Lead CQFP
PART NUMBER BREAKDOWN
ACT– D 1M 96 S – 020 F20 M
Aeroflex-Plainview
Screening
Memory Type
C = Commercial Temp, 0°C to +70°C
I = Industrial Temp, -40°C to +85°C
T = Extended Temp, -55°C to +107°C
M = Extended Temp, -55°C to +107°C, Screened *
Q = MIL-PRF-38534 Compliant/SMD if applicable
Package Type & Size
D = DRAM
Memory Depth, Locations
Memory Width, Bits
Surface Mount Package
F20 = 1.45" SQ 200 Lead CQFP
Options
S = Syncronous
Memory Speed, ns
* Screened to the individual test methods of MIL-STD-883
PLAINVIEW, NEW YORK
Toll Free: 800-THE-1553
Fax: 516-694-6715
INTERNATIONAL
Tel: 805-778-9229
Fax: 805-778-1980
NORTHEAST
Tel: 603-888-3975
Fax: 603-888-4585
SE AND MID-ATLANTIC
Tel: 321-951-4164
Fax: 321-951-4254
WEST COAST
Tel: 949-362-2260
Fax: 949-362-2266
CENTRAL
Tel: 719-594-8017
Fax: 719-594-8468
www.aeroflex.com
[email protected]
Aeroflex Microelectronic Solutions reserves the right to
change at any time without notice the specifications, design,
function, or form of its products described herein. All
parameters must be validated for each customer's application
by engineering. No liability is assumed as a result of use of
this product. No patent licenses are implied.
Our passion for performance is defined by three
attributes represented by these three icons:
solution-minded, performance-driven and customer-focused
SCD3369-1 Rev G 2/3/11
14
Similar pages