Data Sheet No. PD60234 revB IR22771S/IR21771S(PbF) Phase Current Sensor IC for AC motor control Features • Floating channel up to 600V for IR21771 and 1200V for Product Summary VOFFSET (max) IR22771 • • • • • • IR22771 1200 V IR21771 600V Vin range ±250mV Bootstrap supply range 8-20 V 2.2 mA Fast Over Current detection Floating channel quiescent current (max) Sensing latency (max) Suitable for bootstrap power supplies Throughput Synchronous sampling measurement system High PWM noise (ripple) rejection capability Digital PWM output Low sensing latency (<7.5 µsec @20kHz) Over Current threshold (max) 7.5 µsec (@20kHz) 40ksample/sec (@20kHz) ±470 mV Description IR21771/IR22771 is a high voltage, high speed, single phase current sensor interface for AC motor drive applications. The current is sensed by an external shunt resistor. The IC converts the analog voltage into a time interval through a precise circuit that also performs a very good ripple rejection showing small group delay. The time interval is level shifted and given to the output. The max throughput is 40 ksample/sec suitable for up to 20 kHz asymmetrical PWM modulation and max delay is <7.5µsec (@20kHz). Also a fast over current signal is provided for IGBT protection. Package Typical Connection (Please refer to Lead Assignments for correct pin configuration. This diagram shows electrical connections only) 1 www.irf.com IR22771S/IR21771S(PbF) Absolute Maximum Ratings Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to VSS; all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Symbol Definition VB High Side Floating Supply Voltage VS Vin+ / VinG0 / G1 VCC Sync PO OC dVS/dt PD RthJA TJ TS TL High Side Floating Ground Voltage High-Side Inputs Voltages High-Side Range Selectors Low-Side Fixed Supply Voltage Low-Side Input Synchronization Signal PWM Output Over Current Output Voltage Allowable Offset Voltage Slew Rate Maximum Power Dissipation Thermal Resistance, Junction to Ambient Junction Temperature Storage Temperature Lead Temperature (Soldering, 10 seconds) IR22771 IR21771 Min. Max. Units - 0.3 - 0.3 VB - 25 VB - 5 VB - 0.3 - 0.3 - 0.3 - 0.3 - 0.3 1225 625 VB + 0.3 VB + 0.3 VB + 0.3 25 VCC + 0.3 VCC + 0.3 VCC + 0.3 50 250 90 125 150 300 V V V V V V V V V V/ns mW ºC/W ºC ºC ºC -40 -55 Recommended Operating Conditions For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to VSS. The VS offset rating is tested with all supplies biased at 15V differential. Symbol Definition VBS High Side Floating Supply Voltage (VB- VS) VS High Side Floating Ground Voltage Vin+ / VinG0 / G1 VCC Sync fsync PO OC TA High-Side Inputs Voltages High-Side Range Selectors Low Side Logic Fixed Supply Voltage Low-Side Input Synchronization Signal Sync Input Frequency PWM Output Over Current Output Voltage Ambient Temperature IR22771 IR21771 Min. Max. Units VS + 8.0 -5 -5 VS - 5.0 Note 1 8 VSS 4 -0.3 -0.3 -40 VS + 20 1200 600 VS + 5.0 Note1 20 VCC 20 Note 2 Note 2 125 V V V V Note 1: Shorted to VS or VB Note 2: Pull-Up Resistor to VCC 2 www.irf.com V V kHz V V ºC IR22771S/IR21771S(PbF) Static Electrical Characteristics VCC, VBS = 15V unless otherwise specified. Temp=27°C; Vin=Vin+ - Vin. Pin: VCC, VSS, VB, VS Symbol Typ Max Units Test Conditions 1 2.2 mA fsync = 10kHz, 20kHz 6 mA IR22771 50 µA IR21771 50 µA VB = VS = 600V Max Units Test Conditions Definition IQBS Quiescent VBS supply current IQCC Quiescent VCC supply current ILK Offset supply leakage current Min fsync = 10kHz, 20kHz VB = VS = 1200V Pin: Vin+, Vin-, Sync, G0, G1, OC Symbol Definition Min Typ Vinmax Vinmin VIH Maximum input voltage before saturation Minimum input voltage before saturation Sync Input High threshold 250 -250 mV mV V V VIL Sync Input Low threshold Vhy Sync Input Hysteresis 0.2 Ivinp Vin+ input current -18 -6 µA Ipu G0, G1 pull-up Current -20 -8 µA |Vocth| RSync Over Current Activation Threshold SYNC to VSS internal pull-down 300 6 470 12 mV kΩ RonOC Over Current On Resistance 25 75 Ω 2.2 0.8 V See Figure 1 See Figure 1 See Figure 1 fsync = 4kHz to 20kHz G1, G0 = VB5V Schmitt trigger SYNC Rsync VSS VIL VIH Vhy Figure 1: Sync input thresholds 3 Figure 2: Sync input circuit www.irf.com @ I = 2mA See Figure 3 IR22771S/IR21771S(PbF) Pin: PO Symbol Definition Min Typ VPOs Input offset voltage measured by PWM output ∆VPOs / ∆Tj Input offset voltage temperature drift ∆VPos ∆offset between samples on channel1 and channel2 measured at PO (See Note1) -10 Gp PWM Output Gain -38 ∆Gp / ∆Tj PWM Output Gain Temperature Drift CMRR PO PO Output common mode (VS) rejection 0.2 VPolin PO Linearity 0.07 -50 -40.5 mV Rpull-up=500 Ω fsync = 4, 20kHz Vthreshold=2.75V Ext supply=5V (See Figure 6) mV fsync = 10kHz See Figure 6 -42.5 %/V Vin=±250mV %/(V*ºC) 0.2 0.8 1.6 0.2 PO On Resistance Test Conditions 10 TBD PO threshold for OC reset Units µV/°C TBD PSRR PO PSRR for PO Output RonPO 20 TBD ∆ Vlin/ ∆Tj PO Linearity Temperature Drift VthPO Max 25 75 m%/V VS-VSS = 0, 600V fsync = 10kHz % fsync = 10kHz %/ºC fsync = 10kHz V OC active (See Figure 4) %/V Ω VCC=VBS= 8,20V @ I = 2mA See Figure 3 Note1: Refer to PO output description for channels definition PO or OC RON VSS Internal signal Figure 3: PO and OC open collector circuit 4 www.irf.com IR22771S/IR21771S(PbF) AC Electrical Characteristics VBIAS (VCC, VBS) = 15V unless otherwise specified. Temp=27°C. Symbol Definition fsync PWM frequency fout Throughput BW Bandwidth (@ -3 dB) GD Group Delay (input filter) Dmin Min Typ Max 4 20 Units Test Conditions kHz 2 ⋅ fsync ksample/sec fsync kHz 1 4 ⋅ fsync µs Minimum Duty Cycle (Note 1) 10 % Vin=+Vinmax Dmax Maximum Duty Cycle (Note 1) 30 % Vin=-Vinmin tdOCon De-bounce time of OC 4.7 µs See Figure 4 TOCoff Time to reset OC forcing PO 0.5 µs See Figure 4 MD Measure Delay SR Step response (max time to reach steady state) 2.7 0.51 fsync 3.5 0.30 2 ⋅ fsync 1 .3 fsync µs µs Note 1: negative logic, see fig. 4 on page 7 Note 2: Cload < 5 nF avoids overshoot Figure 4: OC timing diagram 5 www.irf.com See Figure 5 IR22771S/IR21771S(PbF) Vmax Vin Vmin SYNC PO SR MD (PO full response time) Figure 5: PO timing diagram Vmax Vin Vmin SYNC Supply=5V PO Vth=2.75V GP *VPOs1 20% GP *VPOs1 GP *VPOs0 20% 20% GP *VPOs0 20% DVPOs= VPOs1-VPOs0 Figure 6: ∆offset between two consecutive samples measured at PO 6 www.irf.com IR22771S/IR21771S(PbF) Lead Assignments SOIC16WB Lead Definitions 7 Pin Symbol 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 VCC NC VSS NC NC OC PO Sync NC NC G0 G1 VS VINVIN+ VB Description Low side voltage supply No connection Low side ground supply No connection No connection Over current signal (open drain) PWM output (open drain) DSP synchronization signal No connection No connection Integrator gain lsb Integrator gain msb High side return Negative sense input Positive sense input High side supply www.irf.com IR22771S/IR21771S(PbF) Timing and logic state diagrams description ** See OC and PO detailed descriptions below in this document 8 PWM and OC generation Level shifter Functional block diagram www.irf.com IR22771S/IR21771S(PbF) 1 DEVICE DESCRIPTION A residual offset can be read in PO duty cycle according to VPOs (see Static electrical characteristics). 1.1 SYNC input Sync input clocks the whole device. In order to make the device work properly it must be synchronous with the triangular PWM carrier as shown in Figure 8. SYNC pin is internally pulled-down (10 kΩ) to VSS. 1.2 PWM Output (PO) PWM output is an open collector output (active low). It must be pulled-up to proper supply with an external resistor (suggested value between 500Ω and 10kΩ). τ Supply According to Figure 8, it can be assumed that odd cycles are represented by SYNC at high level (channel 1) and even cycles represented by SYNC at low level (channel 2). The two channels are independent in order to provide the correct duty cycle value of PO even for non-50% duty cycle of SYNC signal. Small variation of SYNC duty cycle are then allowed and automatically corrected when calculating the duty cycle using Eq. 1. However, channel 1 and channel 2 can have a difference in offset value which is specified in ∆VPOS (see Static electrical characteristics). To implement a correct offset compensation of PO duty cycle, each channel must be compensated separately. Vlow Figure 7: PO rising and falling slopes PO pull-up resistor determines the rising slope of the PO output and the lower value of PO as shown in Figure 7, where τ = RC , C is the total PO pin capacitance and R is the pull-up resistance. Vlow = Supply ⋅ Ron R on + R pull −up where Ron is the internal open collector resistance and Rpull-up is the external pull-up resistance. PO duty cycle is defined for active low logic by the following formula: Eq. 1 Dn = Toff _ cycle _ n +1 Tcycle _ n PO duty cycle (Dn) swings between 10% and 30%. Zero input voltage corresponds to 20% duty cycle. 9 1.3 Over Current output (OC) OC output is an open drain pin (active low). A simplified block diagram of the over current circuit is shown in the Figure 9. Over current is detected when |Vin|=|Vinp-Vinm|>VOCth. If an event of over current lasts longer than tdOCon, OC pin is forced to VSS and remains latched until PO is externally forced low for at least tOCoff (see timing on Figure 4). During an over current event (OC is low), PO is off (pulled-up by external resistor). If OC is reset by PO and over current is still active, OC pin will be forced low again by the next edge of SYNC signal. To reset OC state PO must be forced to VSS for at least TOCoff. • Auto reset function The auto reset function consists in clearing automatically the OC fault. To enable the auto reset function, simply short circuit the OC pin with the PO pin. www.irf.com IR22771S/IR21771S(PbF) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Triangular SYNC (0) PO Toff_cycle1 Tcycle1 Dn1 = Toff_cycle2 Toff _ cycle2 Toff_cycle3 Tcycle2 Tcycle1 Dn2 = Tcycle3 Toff _ cycle3 Tcycle2 Dn3 = Toff_cycle4 Toff _ cycle4 Tcycle3 Figure 8: PO Duty Cycle High voltage V IN+ V IN- Over current detection Level shifter Ext supply Low voltage S D OC V SS R PO Figure 9: Over current block diagram 10 www.irf.com IR22771S/IR21771S(PbF) 1.4 DC transfer functions 1.5 Filter AC characteristic The working principle of the device can be easily explained by Figure 10, in which the main signals are represented. IR21771/22771 signal path can be considered as composed by three stages in series (see Figure 13). The first two stages perform the filtering action. Stage 1 (input filter) implements the filtering action originating the transfer function shown in Figure 14. The input filter is a self-adaptive reset integrator which performs an accurate ripple cancellation. This stage extracts automatically the PWM frequency from Sync signal and puts transmission zeros at even harmonics, rejecting the unwanted PWM noise. The following timing diagram shows the principle by which even harmonics are rejected (Figure 12). Triangular reference SYNC Vin PO Figure 10: Main current sensor signals and outputs PWM out (PO pin) gives a duty cycle which is inversely proportional to the input signal. Eq. 2 gives the resulting Dn of the PWM output (PO pin): Eq. 2 Dn = 20% − 40 % ⋅ Vin V where Vin = Vinp-Vinm PO duty cycle 30% 25% 20% 15% 10% Figure 11: PO Duty Cycle (Dn) 11 Vin Figure 12: Even harmonic cancellation principle As can be seen from Figure 14, the odd harmonics are rejected as a first order low pass filter with a single pole placed in fPWM. The input filter group delay in the pass-band is very low (see GD on AC electrical characteristics) due to the beneficial action of the zeroes. www.irf.com IR22771S/IR21771S(PbF) Figure 13: Simplified block diagram Figure 14: Input filter transfer function (10 kHz PWM) The second stage samples the result of the first stage at double Sync frequency. This action can be used to fully remove the odd harmonics from the input signal. To perform this cancellation it is necessary a shift of 90 degrees of the SYNC signal with respect to the triangular carrier edges (SYNC2). The following timing diagrams show the principle of odd harmonics cancellation (Figure 15), in which SYNC2 allows the sampling of stage 1 output during odd harmonic zero crossings. 12 Odd harmonic cancellation using SYNC2 (i.e. 90 degrees shifted SYNC signal) signal will introduce Tsync/4 additional propagation delay. Another way to obtain the same result (odd harmonics cancellation) can be achieved by controller computing the average of two consecutive PO results using SYNC1 (SYNC is in this case aligned to triangular edges, i.e. 0 degree shift). This method is suitable for most symmetric (center aligned) PWM schemes. www.irf.com IR22771S/IR21771S(PbF) For this particular PWM scheme another suitable solution is driving the IR2x771 with a half frequency SYNC signal (fSYNC=fPWM/2). In this case the cut frequency of the input filter is reduced by half allowing zeroes to be put at fPWM multiples (i.e. even and odd harmonics cancellation, no more computational effort needed by the controller). Switching level Triangular Phase voltage Phase current Current Mean Fundamental harmonic Third harmonic Stage 1 input: Input signal components (1st and 2nd harmonic only) Fundamental harmonic Third harmonic SYNC 1 Error SYNC 2 Stage 1 output Sampling instant Sampling instant Figure 15: Even harmonic cancellation principle 1.6 Input filter gain setting G0 and G1 pins are used to change the time constant of the integrators of the high side input filter. To avoid internal saturation of the input filter, G0 and G1 must be connected according to SYNC frequency as shown in Table 1. A too small time constant may saturate the internal integrator, while a large time constant may reduce accuracy. 13 G0 and G1 do not affect the overall current sensor gain. f PWM G0 G1 > 16 kHz * VB VB 16 / 10 kHz VS VB 10 / 6 kHz VB VS < 6 kHz VS VS *Æ 40 kHz Table 1: G0, G1 gain settings www.irf.com IR22771S/IR21771S(PbF) 2 Sizing tips 2.1 Bootstrap supply The VBS1,2,3 voltage provides the supply to the high side drivers circuitry of the IR22771S/IR21771S. VBS supply sit on top of the VS voltage and so it must be floating. The bootstrap method to generate VBS supply can be used with IR22771S/IR21771S current sensors. The bootstrap supply is formed by a diode and a capacitor connected as in Figure 16. Then we have: QTOT = QLS + ( I QBS + + I LK + I LK _ DIODE + I LK _ CAP ) ⋅ THON The minimum size of bootstrap capacitor is then: C BOOT min = QTOT ∆VBS Some important considerations IR22771S or IR21771S a) Voltage ripple There are three different cases making the bootstrap circuit get conductive (see Figure 16) ILOAD < 0; the load current flows in the low side IGBT displaying relevant VCEon VBS = VCC − VF − VCEon Figure 16: bootstrap supply schematic This method has the advantage of being simple and low cost but may force some limitations on dutycycle and on-time since they are limited by the requirement to refresh the charge in the bootstrap capacitor. Proper capacitor choice can reduce drastically these limitations. Bootstrap capacitor sizing Given the maximum admitted voltage drop for VBS, namely ∆VBS, the influencing factors contributing to VBS decrease are: − − − − Floating section quiescent current (IQBS); Floating section leakage current (ILK) Bootstrap diode leakage current (ILK_DIODE); Charge required by the internal level shifters (QLS); typical 20nC − Bootstrap capacitor leakage current (ILK_CAP); − High side on time (THON). ILK_CAP is only relevant when using an electrolytic capacitor and can be ignored if other types of capacitors are used. It is strongly recommend using at least one low ESR ceramic capacitor (paralleling electrolytic and low ESR ceramic may result in an efficient solution). 14 In this case we have the lowest value for VBS. This represents the worst case for the bootstrap capacitor sizing. When the IGBT is turned off the Vs node is pushed up by the load current until the high side freewheeling diode get forwarded biased ILOAD = 0; the IGBT is not loaded while being on and VCE can be neglected VBS = VCC − VF ILOAD > 0; the load current flows through the freewheeling diode V BS = VCC − VF + VFP In this case we have the highest value for VBS. Turning on the high side IGBT, ILOAD flows into it and VS is pulled up. b) Bootstrap Resistor A resistor (Rboot) is placed in series with bootstrap diode (see Figure 16) so to limit the current when the bootstrap capacitor is initially charged. We suggest not exceeding some Ohms (typically 5, maximum 10 Ohm) to avoid increasing the VBS timeconstant. The minimum on time for charging the bootstrap capacitor or for refreshing its charge must be verified against this time-constant. www.irf.com IR22771S/IR21771S(PbF) c) Bootstrap Capacitor For high THON designs where is used an electrolytic tank capacitor, its ESR must be considered. This parasitic resistance develops a voltage divider with Rboot generating a voltage step on VBS at the first charge of bootstrap capacitor. The voltage step and the related speed (dVBS/dt) should be limited. As a general rule, ESR should meet the following constraint: ESR ⋅ VCC ≤ 3V ESR + RBOOT Parallel combination of small ceramic and large electrolytic capacitors is normally the best compromise, the first acting as fast charge thank for the gate charge only and limiting the dVBS/dt by reducing the equivalent resistance while the second keeps the VBS voltage drop inside the desired ∆VBS. 3.3 Antenna loops and inputs connection Current loops behave like antennas able to receive EM noise. In order to reduce EM coupling, loops must be reduced as much as possible. Figure 17 shows the high side shunt loops. Moreover it is strongly suggested to use Kelvin connections for Vin+ and Vin- to shunt paths and starconnect VS to Vin- close to the shunt resistor as explained in Fig. 18. VB VS VinVin+ d) Bootstrap Diode The diode must have a BV> 600V (or 1200V depending on application) and a fast recovery time (trr < 100 ns) to minimize the amount of charge fed back from the bootstrap capacitor to VCC supply. 3 PCB LAYOUT TIPS 3.1 Distance from H to L voltage Figure 18: Recommended shunt connection 3.4 Supply capacitors The supply capacitors must be placed as close as possible to the device pins (VCC and VSS for the ground tied supply, VB and VS for the floating supply) in order to minimize parasitic traces inductance/resistance. The IR22771S/IR21771S package (wide body) maximizes the distance between floating (from DCto DC+) and low voltage pins (VSS). It’s strongly recommended to place components tied to floating voltage in the respective high voltage portions of the device (VB, VS) side. 3.2 Ground plane Ground plane must NOT be placed under or nearby the high voltage floating side to minimize noise coupling. VB VS Vin- Antenna Loop Vin+ Figure 17: antenna loops 15 www.irf.com IR22771S/IR21771S(PbF) Case Outline WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 This part has been qualified for the Industrial Market Data and specifications subject to change without notice. 8/17/2005 16 www.irf.com