MB9B360L Series Datasheet
April 25, 2014
Datasheet Errata for the MB9B360L Series 32-bit ARM® Cortex®-M4F based Microcontroller
®
®
This document describes the errata for the MB9B360L Series 32-bit ARM Cortex -M4F based Microcontroller.
Compare this document to the device’s data sheet for a complete functional description.
Contact your local Cypress Sales Representative if you have questions.
Part Numbers Affected
Part Number
MB9B360L Series
Page
Item
Description
Original document code: DS709-00007-1v0-E
Rev 1.0 April 25, 2014
33
I/O CIRCUIT It should be added as indicated by the shading below.
TYPE
Type
Circuit
I
P-ch
P-ch
N-ch
R
Cypress Semiconductor Corporation
March 8, 2016
Remarks
・ CMOS level output
・ CMOS level hysteresis
input
・ 5V tolerant
Digital output
・ With standby mode
control
・ Pull-up resistor
Digital output
: Approximately 50kΩ
・ IOH = -4mA, IOL = 4mA
・ Available to control of
Pull-up resistor
PZR registers.
control
・
When this pin is used as
Digital input
an I2C pin, the digital
Standby mode
output P-ch transistor is
control
always off
198 Champion Court
San Jose, CA 95134
Document No. 002-04931 Rev. *A
408.943.2600
1
MB9B360L Series
Errata Document
Page
54
Item
Pin Status
Description
“List of VBAT Domain Pin Status” should be corrected as indicated by the shading below.
VBAT pin status type
(Error)
Function
group
INITX
input
state
Device
internal
reset
state
Power supply stable
INITX=0
‐
INITX=1
‐
TIMER mode,
RTC mode, or
STOP mode state
Deep standby
RTC mode
or
Deep standby
STOP mode state
Return from
Deep standby
mode state
Power supply stable
Power supply stable
Power supply
stable
INITX=1
SPL=0
SPL=1
INITX=1
SPL=0
SPL=1
INITX=1
-
GPIO
S
selected
Setting
disabled
Setting
disabled
Maintain
previous
state
GPIO
selected
Setting
disabled
Setting
disabled
Maintain
previous
state
External
sub clock
input
selected
Setting
disabled
Setting
disabled
Maintain
previous
state
T
Maintain
previous
state/When
Hi-Z / Internal
Hi-Z / Internal
oscillation
Sub crystal
input
input
stops*,
oscillator
fixed
fixed
Hi-Z /
output pin
at "0"
at "0"
Internal
input fixed
at "0"
Hi-Z /
Internal
input fixed
at "0"
Hi-Z /
Internal
input fixed
at "0"
Hi-Z /
Internal
input fixed
at "0"
Maintain
previous
state/When
oscillation
stops*,
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Internal
input fixed
at "0"
GPIO
selected
Internal
input fixed
at "0"
Maintain
previous
state
Maintain
previous
state/When
oscillation
stops*,
Hi-Z/
Internal
input fixed
at "0"
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Hi-Z /
Internal Maintain previous
input fixed
state
at "0"
Maintain
previous Maintain previous
state/When
state/When
oscillation oscillation stops*,
stops*,
Hi-Z/
Hi-Z/
Internal
Internal
input fixed
input fixed
at "0"
at "0"
*Oscillation is stopped at STOP mode and Deep standby STOP mode.
March 8, 2016
Document No. 002-04931 Rev. *A
2
MB9B360L Series
Errata Document
Item
Pinstatus
Description
(Correct)
VBAT pin status type
Page
54
S
T
Function
group
INITX
input
state
Device
internal
reset
state
Power supply stable
TIMER mode,
RTC mode, or
STOP mode state
Return
Deep standby
from
RTC mode or Deep standbyDeep standby
STOP mode state
mode
state
Power supply stable
Power supply stable
Power supply
stable
INITX=1
SPL=0
SPL=1
INITX=1
SPL=0
SPL=1
INITX=1
-
INITX=0
‐
INITX=1
‐
GPIO
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
Maintain previous
previous
state
state
GPIO
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
Maintain previous
previous
state
state
External
sub clock
input
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
Maintain
Maintain previous
previous
state
state
Sub crystal Maintain
oscillator
previous
output pin
state
state
Maintain
Maintain
Maintain
Maintain
previous
previous
Maintain
previous
previous
state/When
state/When Maintain previous
previous
state/When
state/When
oscillation
oscillation
state
state oscillation stops,
oscillation stops,
stops,
stops,
Hi-Z*
Hi-Z*
Hi-Z*
Hi-Z*
*When The SOSCNTL bit in the WTOSCCNT Register is “0”, Sub crystal oscillator
output pin is maintain previous state.
When The SOSCNTL bit in the WTOSCCNT Register is “1”, Oscillation is stopped at STOP mode and Deep
standby STOP mode.
57
ELECTRICAL It should be corrected as indicated by the shading below.
CHARACTER
ISTICS
Parameter
Symbol
Conditions
Value
Min Max
Unit
Remarks
2.Recommen
Power supply voltage
VCC
2.7*5
5.5
V
ded Operating
Conditions *5: In between less than the minimum power supply voltage and low voltage reset/interrupt
detection voltage or more, instruction execution and low voltage detection function by built-in
High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate
only.
March 8, 2016
Document No. 002-04931 Rev. *A
3
MB9B360L Series
Errata Document
Page
70
Item
Description
ELECTRICAL “(3) Built-in CR Oscillation Characteristics” should be corrected as indicated by the shading below.
CHARACTER
・ Built-in High-speed CR
ISTICS
(VCC = 2.7V ~ 5.5V, VSS = 0V)
4. AC
Value
Parameter Symbol
Conditions
Unit Remarks
Characteristic
Min Typ Max
s
Tj = -20°C to + 105°C 3.92
4
4.08
When
trimming*1
Clock
Tj = - 40°C to + 125°C 3.88
4
4.12
FCRH
MHz
frequency
When not
Tj = - 40°C to + 125°C
3
4
5
trimming
Frequency
stabilization tCRWT
30
μS *2
time
*1: In the case of using the values in CR trimming area of Flash memory at shipment
for frequency/temperature trimming.
*2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming
value. This period is able to use high-speed CR clock as source clock.
109
ELECTRICAL “Electrical Characteristics for the A/D Converter” should be added as indicated by the shading below.
CHARACTER
(VCC = AVCC = 2.7Vto5.5V, VSS = AVSS = 0V)
ISTICS
6. 12-bit D/A
Converter
tc20
tc100
Value
Min Typ
0.56 0.69
2.79 3.42
Max
12
0.81
4.06
INL
- 16
-
+ 16 LSB
- 0.98
-
+ 1.5 LSB
-
-
10.0 mV
- 20.0
-
+ 1.4 mV
Parameter
Symbol
Resolution
Conversion time
Integral
Nonlinearity*
Differential
Nonlinearity*
DNL
Output voltage
offset
VOFF
Analog output
impedance
RO
Power supply
current*
IDDA
Pin name
DAx
AVCC
IDSA
Unit
Remarks
bit
μs Load 20pF
μs Load 100pF
3.10 3.80
2.0
-
4.50 kΩ
MΩ
260
330
410
μA
400
519
620
μA
-
-
14
μA
When setting
0x000
When setting
0xFFF
D/A operation
When D/A stop
D/A operation
AVCC=3.3V
D/A operation
AVCC=5.0V
When D/A stop
*: During no load
March 8, 2016
Document No. 002-04931 Rev. *A
4
MB9B360L Series
Errata Document
Page
116
Item
Description
ELECTRICAL “Recovery count time” of “(1) Recovery cause: Interrupt/WKUP” should be corrected as indicated by the
CHARACTER shading below.
ISTICS
(Error)
11. Standby
Recovery
Time
Parameter
Sub timer mode
RTC mode
Stop mode
(High-speed CR /Main/PLL
run mode return)
RTC mode
Stop mode
(Low-speed CR/sub run
mode return)
Symbol
Ticnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Value
Unit
Min Max
Remarks
881
1136
μs
270
581
μs
240
480
μs
308
667
μs
without RAM
retention
308
667
μs
with RAM
retention
(Correct)
Parameter
Sub timer mode
RTC mode
stop mode
(High-speed CR /Main/PLL
run mode return)
RTC mode
stop mode
(Low-speed CR/sub run
mode return)
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
March 8, 2016
Symbol
Ticnt
Value
Unit
Min Max
Remarks
896
1136
μs
316
581
μs
270
540
μs
365
667
μs
without RAM
retention
365
667
μs
with RAM
retention
Document No. 002-04931 Rev. *A
5
MB9B360L Series
Errata Document
Page
118
Item
Description
ELECTRICAL “Recovery count time” of “(2) Recovery cause: Reset” should be corrected as indicated by the shading
CHARACTER below.
ISTICS
(Error)
11. Standby
Recovery
Time
Parameter
Sleep mode
High-speed CR Timer mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Symbol
Trcnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Value
Unit
Min Max
266
116
μs
Remarks
116
266
μs
258
258
567
567
μs
μs
258
567
μs
308
667
μs
without RAM
retention
308
667
μs
with RAM
retention
(Correct)
Parameter
Sleep mode
High-speed CR Timer mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
March 8, 2016
Symbol
Trcnt
Value
Unit
Min Max
266
155
μs
155
266
μs
315
315
567
567
μs
μs
315
567
μs
336
Document No. 002-04931 Rev. *A
Remarks
μs
without RAM
retention
μs
with RAM
retention
667
6
MB9B360L Series
Errata Document
Document History Page
®
®
Document Title: Datasheet Errata for the MB9B360L Series 32-bit ARM Cortex -M4F based Microcontroller
Document Number: 002-04931
Rev.
ECN No.
Orig. of
Change
**
-
AKIH
Initial release
*A
5165039
AKIH
Migrated to Cypress format
Description of Change
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone: 408-943-2600
Fax: 408-943-4730
http://www.cypress.com
© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This
document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States
and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents,
copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress
governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to
sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and
(b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units.
Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license
granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice.
Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any
sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the
functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in
systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including
resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury,
death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the
device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other
liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
March 8, 2016
Document No. 002-04931 Rev. *A
7