Datasheet Errata for the MB9B460R Series 32-Bit ARM® Cortex® - M4F, FM4 Microcontroller Errata.pdf

MB9B460R Series
September 24, 2015
Datasheet Errata for the MB9B460R Series 32-Bit ARM® Cortex®-M4F, FM4 Microcontroller
This document describes the errata for the MB9B460R Series 32-Bit ARM® Cortex®-M4F, FM4 Microcontroller.
Compare this document to the device’s data sheet for a complete functional description.
Contact your local Cypress Sales Representative if you have questions.
Part Numbers Affected
Part Number
MB9B460R Series
Page
Item
Description
Original document code: DS709-00002-1v0-E
Rev. 1.0 January 9, 2014
73
Electrical
It should be corrected as indicated by the shading below.
Characteristics
2.Recommend
ed Operating
Conditions
Parameter
Symbol
Power supply voltage
Analog reference voltage
Value
Conditions
Min
Max
Unit
VCC
-
2.7
5.5
V
AVRH
-
*4
AVCC
V
Remarks
*4 :The minimum value of Analog reference voltage depends on the value of compare
clock cycle (Tcck). See "5. 12-bit A/D Converter" for the details.
See the description of the same item on Rev. 2.0 (P.4).
145
Electrical
“Electrical Characteristics for the A/D Converter” should be corrected as indicated by the shading
Characteristics below.
5. 12-bit A/D
Converter
(Error)
Parameter
Reference
voltage
Symbol
Pin name
-
AVRH
Symbol
Pin name
-
AVRH
Min
2.7
Value
Typ
-
Max
AVCC
Unit
Remarks
V
(Correct)
Parameter
Reference
voltage
Cypress Semiconductor Corporation
March 7, 2016
Min
4.5
2.7
Value
Typ
-
198 Champion Court
San Jose, CA 95134
Document No. 002-04869 Rev. *A
Max
Unit
AVCC
AVCC
Remarks
Tcck < 50ns
V
Tcck ≥ 50ns
408.943.2600
1
MB9B460R Series
Errata Document
Page
Item
Rev. 2.0 April 25, 2014
2
Features
Description
“32-bit ARM Cortex-M4F Core “should be corrected as indicated by the shading below.
(Error)
 Processor version: r2p1
(Correct)
 Processor version: r0p1
48
I/O Circuit Type It should be added as indicated by the shading below.
Type
H
Circuit
P-ch
N-ch
Digital output
Remarks
 CMOS level output
 CMOS level hysteresis
input
 With standby mode
control
 IOH = -20.5 mA, IOL =
18.5 mA
Digital output
R
Digital input
Standby
mode
Control
49
I/O Circuit Type It should be added as indicated by the shading below.
Type
Circuit
Remarks
I
P-ch
P-ch
N-ch
Digital output
Digital output
R





CMOS level output
CMOS level hysteresis input
5V tolerant
With standby mode control
Pull-up resistor
: Approximately 50kΩ
 IOH = -4mA, IOL = 4mA
 Available to control of PZR
registers.
Pull-up resistor
control
Digital input
Standby mode
control
March 7, 2016
Document No. 002-04869 Rev. *A
2
Errata Document
Page
71
Item
Pin Status
MB9B460R Series
Description
“List of VBAT Domain Pin Status” should be corrected as indicated by the shading below.
VBAT pin status type
(Error)
Function
group
Device
internal
reset
state
TIMER mode,
RTC mode, or
STOP mode state
Power supply
stable
INITX=0 INITX=1
‐
‐
Power supply
stable
INITX=1
SPL=0
SPL=1
INITX
input
state
Deep standby
RTC mode
or
Deep standby
STOP mode state
Return from
Deep standby
mode state
Power supply
Power supply
stable
stable
INITX=1
INITX=1
SPL=0
SPL=1
GPIO
Hi-Z /
Hi-Z /
Maintain
selected
GPIO
Setting Setting
Internal
Internal
GPIO
S
previous
Internal
selected disabled disabled
input fixed
input fixed
selected
state
input fixed
at "0"
at "0"
at "0"
GPIO
Hi-Z /
Hi-Z /
Maintain
selected
GPIO
Setting Setting
Internal
Internal
GPIO
previous
Internal
selected disabled disabled
input fixed
input fixed
selected
state
input fixed
at "0"
at "0"
at "0"
External
Hi-Z /
Hi-Z /
Maintain
Maintain
Maintain
sub clock Setting Setting
Internal
Internal
previous
previous
previous
input
disabled disabled
input fixed
input fixed
state
state
state
selected
at "0"
at "0"
T
Maintain Maintain Maintain
Maintain
Maintain
previous previous previous
previous
previous
Hi-Z /
Hi-Z / state/Whenstate/Whenstate/When state/When state/When
Sub
Internal Internal oscillation oscillation oscillation oscillation
oscillation
crystal
input
input
stops*,
stops*,
stops*,
stops*,
stops*,
oscillator
fixed
fixed
Hi-Z /
Hi-Z /
Hi-Z/
Hi-Z/
Hi-Z/
output pin
at "0"
at "0"
Internal Internal
Internal
Internal
Internal
input fixed input fixed input fixed input fixed
input fixed
at "0"
at "0"
at "0"
at "0"
at "0"
*Oscillation is stopped at STOP mode and Deep standby STOP mode.
March 7, 2016
Document No. 002-04869 Rev. *A
3
MB9B460R Series
Errata Document
Item
Pin Status
Description
(Correct)
VBAT pin status type
Page
71
S
Function
group
INITX
input
state
Device
internal
reset
state
Power supply stable
GPIO
selected
GPIO
selected
INITX=0
‐
Maintain
previous
state
Maintain
previous
state
INITX=1
‐
Maintain
previous
state
Maintain
previous
state
TIMER mode,
RTC mode, or
STOP mode state
Power supply
stable
INITX=1
SPL=0
SPL=1
Maintain Maintain
previous previous
state
state
Maintain Maintain
previous previous
state
state
Deep standby
RTC mode
Return from
or
Deep standby
Deep standby
mode state
STOP mode state
Power supply
Power supply
stable
stable
INITX=1
INITX=1
SPL=0
SPL=1
Maintain Maintain
Maintain
previous previous
previous
state
state
state
Maintain Maintain
Maintain
previous previous
previous
state
state
state
External Maintain Maintain
Maintain
Maintain Maintain Maintain Maintain
sub clock
previous
previous previous previous previous
previous
previous
input
state
state
state
state
state
state
state
T selected
Maintain Maintain Maintain Maintain
previous previous previous previous
Sub
Maintain Maintain
Maintain
crystal
state/Whenstate/Whenstate/Whenstate/When
previous
previous
previous
oscillator
oscillation oscillation oscillation oscillation
state
state
output pin state
stops,
stops,
stops,
stops,
Hi-Z*
Hi-Z*
Hi-Z*
Hi-Z*
*When The SOSCNTL bit in the WTOSCCNT Register is “0”, Sub crystal oscillator output pin is
maintain previous state.
When The SOSCNTL bit in the WTOSCCNT Register is “1”, Oscillation is stopped at STOP mode and
Deep standby STOP mode.
73
Electrical
Characteristics
2.Recommende
d Operating
Conditions
It should be corrected as indicated by the shading below.
Parameter
Power supply voltage
Analog reference voltage
Symbol
Value
Conditions
Unit
Min
Max
VCC
-
2.7*5
5.5
V
AVRH
-
*4
AVCC
V
Remarks
*4 :The minimum value of Analog reference voltage depends on the value of compare
clock cycle (Tcck). See "5. 12-bit A/D Converter" for the details.
*5:In between less than the minimum power supply voltage and low voltage reset/interrupt
detection voltage or more, instruction execution and low voltage detection function by built-in
High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.
March 7, 2016
Document No. 002-04869 Rev. *A
4
MB9B460R Series
Errata Document
Page
86
Item
Electrical
Characteristics
Description
“(3) Built-in CR Oscillation Characteristics” should be corrected as indicated by the shading
below.
4. AC

Built-in High-speed CR
Characteristics
Parameter
Clock
frequency
148
Electrical
Characteristics
Symbol
FCRH
Conditions
Tj = -20°C to + 105°C
Min
3.92
Tj = - 40°C to + 125°C
3.88
(VCC = 2.7V to 5.5V, VSS = 0V)
Value
Unit
Remarks
Typ
Max
4
4.08
When
trimming*1
4
4.12
MHz
When not
4
5
trimming
Clock
FCRH
Tj = - 40°C to + 125°C
3
frequency
Frequency
stabilization
tCRWT
30
μS
*2
time
*1: In the case of using the values in CR trimming area of Flash memory at shipment for
frequency/temperature trimming.
*2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming value.
This period is able to use high-speed CR clock as source clock.
“Electrical Characteristics for the A/D Converter” should be added as indicated by the shading
below.
6. 12-bit D/A
Converter
(VCC = AVCC = 2.7Vto5.5V, VSS = AVSS = 0V)
Symbol
Resolution
tc20
tc100
Min
0.56
2.79
INL
- 16
-
+ 16
LSB
- 0.98
-
+ 1.5
LSB
-
-
10.0
mV
- 20.0
-
+ 1.4
mV
3.10
2.0
3.80
-
4.50
-
kΩ
MΩ
260
330
410
μA
400
510
620
μA
-
-
14
μA
Conversion time
Integral
Nonlinearity*
Differential
Nonlinearity*
DNL
Output voltage
offset
VOFF
Analog output
impedance
RO
Power supply
current*
IDDA
IDSA
Pin name
Value
Typ
0.69
3.42
Parameter
DAx
AVCC
Max
12
0.81
4.06
Unit
bit
μs
μs
Remarks
Load 20pF
Load 100pF
When setting
0x000
When setting
0xFFF
D/A operation
When D/A stop
D/A operation
AVCC=3.3V
D/A operation
AVCC=5.0V
When D/A stop
*: During no load
March 7, 2016
Document No. 002-04869 Rev. *A
5
MB9B460R Series
Errata Document
Page
151
Item
Electrical
Characteristics
Description
“Recovery count time” of “(1) Recovery cause: Interrupt/WKUP” should be corrected as indicated
by the shading below.
10. Standby
(Error)
Recovery Time
Parameter
Sub timer mode
RTC mode
Stop mode
(High-speed CR /Main/PLL run
mode return)
RTC mode
Stop mode
(Low-speed CR/sub run mode
return)
Symbol
Ticnt
Deep standby RTC mode with
RAM retention
Deep standby stop mode with
RAM retention
Value
Min
Max
Unit
Remarks
881
1136
μs
270
581
μs
240
480
μs
308
667
μs
without RAM
retention
308
667
μs
with RAM
retention
(Correct)
Parameter
Sub timer mode
RTC mode
Stop mode
(High-speed CR /Main/PLL run
mode return)
RTC mode
Stop mode
(Low-speed CR/sub run mode
return)
Symbol
Ticnt
Deep standby RTC mode with
RAM retention
Deep standby stop mode with
RAM retention
March 7, 2016
Document No. 002-04869 Rev. *A
Value
Min
Max
Unit
Remarks
896
1136
μs
316
581
μs
270
540
μs
365
667
μs
without RAM
retention
365
667
μs
with RAM
retention
6
MB9B460R Series
Errata Document
Page
153
Item
Electrical
Characteristics
Description
“Recovery count time” of “(2) Recovery cause: Reset” should be corrected as indicated by the
shading below.
10. Standby
(Error)
Recovery Time
Parameter
Sleep mode
High-speed CR Timer mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Symbol
Trcnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Value
Min
Max
111
267
Unit
μs
111
267
μs
258
258
569
569
μs
μs
258
569
μs
308
Remarks
μs
without
RAM
retention
μs
with RAM
retention
669
(Correct)
Parameter
Symbol
Sleep mode
High-speed CR Timer mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Trcnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Value
Min
Max
155
266
Unit
μs
155
266
μs
315
315
567
567
μs
μs
315
567
μs
336
Remarks
μs
without
RAM
retention
μs
with RAM
retention
667
Rev. 3.0 September 24, 2015
March 7, 2016
Document No. 002-04869 Rev. *A
7
MB9B460R Series
Errata Document
Page
157
Item
Description
14.5 12-bit A/D Table (Sampling time, State transition time to operation permission) should be corrected as
Converter
indicated by the shading below.
(Error)
Value
Pin
Parameter
Symbol
Unit
Remarks
Name
Min
Typ
Max
*2
AVCC ≥ 4.5V
Sampling
tS
10
μs
time
*2
AVCC < 4.5V
Compare
clock cycle*3
tCCK
-
State
transition
time to
operation
permission
tSTT
-
Symbol
Pin
Name
tS
-
Compare
clock cycle*3
tCCK
-
State
transition
time to
operation
permission
tSTT
-
25
-
1000
50
-
1000
1.0
-
-
Min
0.15
Value
Typ
-
Max
0.3
-
25
-
1000
50
-
1000
-
-
1.0
ns
AVCC ≥ 4.5V
AVCC < 4.5V
μs
(Correct)
Parameter
Sampling
time
March 7, 2016
Document No. 002-04869 Rev. *A
10
Unit
μs
ns
Remarks
AVCC ≥ 4.5V
AVCC < 4.5V
AVCC ≥ 4.5V
AVCC < 4.5V
μs
8
Errata Document
MB9B460R Series
Document History Page
Document Title: Datasheet Errata for the MB9B460R Series 32-Bit ARM® Cortex®-M4F, FM4 Microcontroller
Document Number: 002-04869
Rev.
ECN No.
Orig. of
Change
**
–
AKIH
Initial release
*A
5164991
AKIH
Migrated Spansion Errata Datasheet from MB9B460R_DS709-00002-1v0-E-DE3 to
Cypress format
Description of Change
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone: 408-943-2600
Fax: 408-943-4730
http://www.cypress.com
© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This
document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States
and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents,
copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress
governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to
sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and
(b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units.
Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license
granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice.
Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any
sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the
functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in
systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including
resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury,
death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the
device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other
liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
March 7, 2016
Document No. 002-04869 Rev. *A
9
Similar pages