Features • Single Voltage Operation • • • • • • • • • – 5V Read – 5V Reprogramming Fast Read Access Time - 90 ns Internal Erase/Program Control Sector Architecture – One 8K Words (16K bytes) Boot Block with Programming Lockout – Two 8K Words (16K bytes) Parameter Blocks – One 488K Words (976K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 50 µs/Word Hardware Data Protection DATA Polling For End Of Program Detection Low Power Dissipation – 50 mA Active Current – 300 µA CMOS Standby Current Typical 10,000 Write Cycles Description The AT49F8192 is a 5-volt-only, 8 megabit Flash Memory organized as 512K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300 µA. 8-Megabit (512K x 16) 5-volt Only CMOS Flash Memory AT49F8192 AT49F8192T Pin Configurations Pin Name Function A0 - A18 Addresses CE Chip Enable OE Output Enable WE Write Enable RESET Reset I/O0 - I/O15 Data Inputs/Outputs NC No Connect SOIC (SOP) TSOP Top View Type 1 0588D-A–10/97 1 The device contains a user-enabled “boot block” protection feature. Two versions of the feature are available: the AT49F8192 locates the boot block at lowest order addresses (“bottom boot”); the AT49F8192T locates it at highest order addresses (“top boot”). To allow for simple in-system reprogrammability, the AT49F8192 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49F8192 is performed by first erasing a block of data and then programming on a wordby-word basis. The device is erased by executing the erase command sequence; the device internally controls the erase opera- tion. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The AT49F8192 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles. The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed. Block Diagram AT49F8192 VCC GND OE WE CE RESET CONTROL LOGIC Y DECODER ADDRESS INPUTS X DECODER AT49F8192T DATA INPUTS/OUTPUTS I/O0 - I/O15 DATA INPUTS/OUTPUTS I/O0 - I/O15 INPUT/OUTPUT BUFFERS INPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES PROGRAM DATA LATCHES Y-GATING MAIN MEMORY (488K WORDS) PARAMETER BLOCK 2 8K WORDS PARAMETER BLOCK 1 8K WORDS BOOT BLOCK 8K WORDS Y-GATING 7FFFF 06000 05FFF 04000 03FFF 02000 01FFF 00000 BOOT BLOCK 8K WORDS PARAMETER BLOCK 1 8K WORDS PARAMETER BLOCK 2 8K WORDS MAIN MEMORY (488K WORDS) 7FFFF 7E000 7DFFF 7C000 7BFFF 7A000 79FFF 00000 Device Operation READ: The AT49F8192 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention. COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling 2 AT49F8192/8192T edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences. RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a 12V ± 0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section). AT49F8192/8192T ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical “1”. The entire device can be erased at one time by using a 6-byte software code. After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tEC. CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored. SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical “0”) on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses. Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data “0” cannot be programmed back to a “1”; only erase operations can convert “0”s to “1”s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle. BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the 48F8192 boot block is 00000H to 01FFFH while the address range of the 49F8192T is 7E000H to 7FFFFH. Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table. BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation. BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes. DATA POLLING: The AT49F8192 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a “0” on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle. TOGGLE BIT: In addition to DATA polling the AT49F8192 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data 3 device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle. will be read. Examining the toggle bit may begin at any time during a program cycle. HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F8192 in the following ways: (a) V CC sense: if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay: once VCC has reached the VCC sense level, the Command Definition (in Hex)(1) Command Sequence Bus Cycles 1st Bus Cycle Addr Data Read 1 Addr DOUT Chip Erase 6 5555 AA 2nd Bus Cycle 3rd Bus Cycle 4th Bus Cycle 5th Bus Cycle 6th Bus Cycle Addr Data Addr Data Addr Data Addr Data Addr Data 2AAA 55 5555 80 5555 AA 2AAA 55 5555 10 2AAA 55 SA(4)(5) 30 2AAA 55 5555 40 Sector Erase 6 5555 AA 2AAA 55 5555 80 5555 AA Word Program 4 5555 AA 2AAA 55 5555 A0 Addr DIN Boot Block Lockout (2) 6 5555 AA 2AAA 55 5555 80 5555 AA Product ID Entry 3 5555 AA 2AAA 55 5555 90 Product ID Exit(3) 3 5555 AA 2AAA 55 5555 F0 Product ID 1 xxxx F0 Exit(3) Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex) 2. The 8K word boot sector has the address range 00000H to 01FFFH for the AT49F8192 and 7E000H to 7FFFFH for the AT49F8192T. 3. Either one of the Product ID Exit commands can be used. 4. SA = sector addresses: For the AT49F8192 SA = 03XXX for PARAMETER BLOCK 1 SA = 05XXX for PARAMETER BLOCK 2 SA = 7FXXX for MAIN MEMORY ARRAY For the AT49F8192T SA = 7DXXX for PARAMETER BLOCK 1 SA = 7BXXX for PARAMETER BLOCK 2 SA = 79XXX for MAIN MEMORY ARRAY 5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (form the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. Absolute Maximum Ratings* Temperature Under Bias ................................ -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C All Input Voltages (including NC pins) with Respect to Ground ...................................-0.6V to +6.25V All Output Voltages with Respect to Ground ......................... -0.6V to VCC to +0.6V Voltage on OE with Respect to Ground ...................................-0.6V to +13.5V 4 AT49F8192/8192T *NOTICE: Stresses beyong those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. AT49F8192/8192T DC and AC Operating Range Operating Temperature (Case) Com. Ind. VCC Power Supply AT49F8192-90 AT49F8192-12 0°C - 70°C 0°C - 70°C -40°C - 85°C -40°C - 85°C 5V ± 10% 5V ± 10% Operating Modes Mode Read Program/Erase (2) Standby/Write Inhibit CE OE WE RESET Ai I/O VIL VIL VIH VIH Ai DOUT VIL VIH VIL VIH Ai DIN X VIH X High Z VIH X (1) Program Inhibit X X VIH VIH Program Inhibit X VIL X VIH Output Disable X VIH X VIH Reset X X X VIL High Z X High Z Product Identification Hardware VIL VIL VIH Software (5) Notes: VIH A1 - A18 = VIL, A9 = VH, (3) A0 = VIL Manufacturer Code (4) A1 - A18 = VIL, A9 = VH, (3) A0 = VIH Device Code (4) VIH 1. X can be VIL or VIH. 2. Refer to AC Programming Characteristics. A0 = VIL, A1 - A18 = VIL Manufacturer Code (4) A0 = VIH, A1 - A18 = VIL Device Code (4) 4. Manufacturer Code: 1FH, Device Code: A0H (49F8192), A3H (49F8192T). 5. See details under Software Product Identification Entry/Exit. 3. VH = 12.0V ± 0.5V. DC Characteristics Symbol Parameter Condition ILI Input Load Current ILO Max Units VIN = 0V to VCC 10 µA Output Leakage Current VI/O = 0V to VCC 10 µA ISB1 VCC Standby Current CMOS CE = VCC - 0.3V to VCC 300 µA ISB2 VCC Standby Current TTL CE = 2.0V to VCC 3 mA VCC Active Current f = 5 MHz; IOUT = 0 mA 50 mA 0.8 V ICC (1) Min VIL Input Low Voltage VIH Input High Voltage VOL Output Low Voltage IOL = 2.1 mA VOH1 Output High Voltage IOH = -400 µA 2.4 V IOH = -100 µA; VCC = 4.5V 4.2 V VOH2 Note: Output High Voltage CMOS 1. In the erase mode, ICC is 90 mA. 2.0 V .45 V 5 AC Read Characteristics AT49F8192-90 Symbol Parameter tACC Address to Output Delay tCE (1) CE to Output Delay tOE (2) OE to Output Delay 0 40 tDF (3, 4) CE or OE to Output Float 0 25 Output Hold from OE, CE or Address, whichever occurred first 0 tOH Min AT49F8192-12 Max Units 90 120 ns 90 120 ns 0 50 ns 0 30 ns Max Min 0 ns AC Read Waveforms (1)(2)(3)(4) Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC. 3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF). 2. OE may be delayed up to tCE - tOE after falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact in tACC. 4. This parameter is characterized and is not 100% tested. Input Test Waveforms and Measurement Level Output Test Load tR, tF < 5 ns Pin Capacitance (f = 1 MHz, T = 25°C) (1) Typ Units Conditions CIN 4 6 pF VIN = 0V COUT 8 12 pF VOUT = 0V Note: 6 Max 1. This parameter is characterized and is not 100% tested. AT49F8192/8192T AT49F8192/8192T AC Word Load Characteristics Symbol Parameter Min Max Units tAS, tOES Address, OE Set-up Time 10 ns tAH Address Hold Time 50 ns tCS Chip Select Set-up Time 0 ns tCH Chip Select Hold Time 0 ns tWP Write Pulse Width (WE or CE) 90 ns tDS Data Set-up Time 50 ns tDH, tOEH Data, OE Hold Time 10 ns tWPH Write Pulse Width High 90 ns AC Word Load Waveforms WE Controlled CE Controlled 7 Program Cycle Characteristics Symbol Parameter Min Max Units tBP Word Programming Time 50 µs tAS Address Set-up Time tAH Address Hold Time 50 ns tDS Data Set-up Time 50 ns tDH Data Hold Time 10 ns tWP Write Pulse Width 90 ns tWPH Write Pulse Width High 90 tEC Erase Cycle Time 10 ns ns 10 seconds Program Cycle Waveforms Sector or Chip Erase Cycle Waveforms Notes: 1. OE must be high only when WE and CE are both low. 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.) 8 AT49F8192/8192T 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H. AT49F8192/8192T Data Polling Characteristics (1) Symbol Parameter tDH Data Hold Time tOEH OE Hold Time OE to Output Delay tOE tWR Notes: Min Typ Max Units 10 ns 10 ns (2) ns Write Recovery Time 0 1. These parameters are characterized and not 100% tested. ns 2. See tOE spec in AC Read Characteristics. Data Polling Waveforms Toggle Bit Characteristics (1) Symbol Parameter tDH Data Hold Time 10 tOEH OE Hold Time 10 tOE OE to Output Delay (2) tOEHP OE High Pulse tWR Notes: Write Recovery Time Min Typ Max Units ns ns ns 150 ns 0 ns 1. These parameters are characterized and not 100% tested. 2. See tOE spec in AC Read Characteristics. Toggle Bit Waveforms (1)(2)(3) Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit. The tOEHP specification must be met by the toggling the input(s). 2. Beginning and ending state of I/O6 will vary. 3. Any address location may be used but the address should not vary. 9 Software Product Identification Entry(1) Boot Block Lockout Enable Algorithm(1) LOAD DATA AA TO ADDRESS 5555 LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA 90 TO ADDRESS 5555 LOAD DATA 80 TO ADDRESS 5555 ENTER PRODUCT IDENTIFICATION MODE (2)(3)(5) LOAD DATA AA TO ADDRESS 5555 Software Product Identifcation Exit(1)(6) LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA OR LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA F0 TO ANY ADDRESS LOAD DATA 40 TO ADDRESS 5555 EXIT PRODUCT IDENTIFICATION MODE (4) PAUSE 1 second LOAD DATA F0 TO ADDRESS 5555 Notes: 1. Data Format: I/O15 - I/O8 (Don’t Care); I/O7 - I/O7 (Hex) Address Format: A14 - A0 (Hex). 2. Boot block lockout feature enabled. EXIT PRODUCT IDENTIFICATION MODE (4) Notes: 1. Data Format: I/O15 - I/O8 (Don’t Care); I/O7 - I/O0 (Hex) Address Format: A14 - A0 (Hex). 2. A1 - A18 = VIL. Manufacture Code is read for A0 = VIL; Device Code is read for A0 = VIH. 3. The device does not remain in identification mode if powered down. 4. The device returns to standard operation mode. 5. Manufacturer Code: 1FH Device Code: A0H (49F8192), A3H (49F8192T) 6. Either one of the Product ID Exit commands can be used. 10 AT49F8192/8192T AT49F8192/8192T Ordering Information ICC (mA) tACC (ns) Active Standby 90 50 0.3 50 120 50 50 90 50 50 120 50 50 0.3 0.3 0.3 0.3 0.3 0.3 0.3 Ordering Code Package Operation Range AT49F8192-90TC 48T Commercial AT49F8192-90RC 44R (0° to 70°C) AT49F8192-90TI 48T Industrial AT49F8192-90RI 44R (-40° to 85°C) AT49F8192-12TC 48T Commercial AT49F8192-12RC 44R (0° to 70°C) AT49F8192-12TI 48T Industrial AT49F8192-12RI 44R (-40° to 85°C) AT49F8192T-90TC 48T Commercial AT49F8192T-90RC 44R (0° to 70°C) AT49F8192T-90TI 48T Industrial AT49F8192T-90RI 44R (-40° to 85°C) AT49F8192T-12TC 48T Commercial AT49F8192T-12RC 44R (0° to 70°C) AT49F8192T-12TI 48T Industrial AT49F8192T-12RI 44R (-40° to 85°C) Package Type 48T 48-Lead, Thin Small Outline Package (TSOP) 44R 44-Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP) 11