ATMEL MH1

Features
•
•
•
•
•
Up to 1.6 Million Used Gates and 596 Pads, with 3.3V, 3V, and 2.5V Libraries
High Speed - 170 ps Gate Delay - 2 Input NAND, FO = 2 (Nominal)
System Level Integration Technology Cores on Request
SRAM and TRAM (Gate Level or Embedded)
I/O Interfaces:
– 5V Tolerant/Compliant (S) or 3V (R) Matrix Options
– CMOS, LVTTL, LVDS, PCI, USB
– Output Currents Programmable from 2 to 24 mA, by Step of 2 mA
• 250 MHz PLL (On Request), 220 MHz LVDS and 800 MHz Max Toggle Frequency at 3.3V
• Deep Submicron CAD Flow
• QML Q with SMD 5962-01B01
Description
The MH1 Gate Array and Embedded Array families from Atmel are fabricated on a
0.35 micron CMOS process, with up to 4 levels of metal. This family features arrays
with up to 1.6 million routable gates and 596 pads. The high density cores and/or high
pin count capabilities of the MH1 family, coupled with the ability to embed memories
on the same silicon, make the MH1 series of arrays one of the best choices for System Level Integration.
1.6M Used Gates
0.35 µm CMOS
Sea of Gates/
Embedded Array
MH1
The MH1 series is supported by an advanced software environment based on industry
standards linking proprietary and commercial tools. Verilog®, DFT®, Synopsys® and
Vital are the reference front end tools. The Cadence® ‘Logic Design Planner’ floor
planning associated with timing driven layout provides an efficient back end cycle.
The MH1 series comes as a dual use of the MH1RT series, without the latch up and
total dose immunity features.
The MH1 series comes as the Atmel seventh generation of ASIC series designed for
military and avionics types of applications in a 15-year time frame.
It is also made available to any of the currently available quality grades: commercial,
industrial, automotive and military.
Rev. 4138G–AERO–05/04
1
Table 1. List of Available MH1 Matrices
Note:
Max
Device
Number
Typical Routable
Gates
Max Pad Count
I/O Count
Gate
Speed(1)
Max Sites
Count
MH1099
519,000
332
324
170 ps
920 385
MH1156
764,000
412
404
170 ps
1 447 975
MH1242
1,198,000
512
504
170 ps
2 275 377
MH1332
1,634,000
596
588
170 ps
3 098 804
1. Nominal 2 Input NAND Gate FO = 2 at 3 volts.
Design
Design Systems
Supported
Atmel supports several major software systems for design with complete macro cell
libraries, as well as utilities for checking the netlist and accurate pre-route delay
simulations.
The following design systems are supported:
Table 2. Design Systems Supported
System
Available Tools
Verilog-XL™ - Verilog Simulator
Cadence®
Logic Design Planner™ - Floorplanner
BuildGates® - Synthesis (Ambit)
Mentor/Model Tech™
Modelsim Verilog and VHDL (VITAL) Simulator
DFT - Scan Insertion and ATPG, BIST
Design Compiler® - Synthesis
Synopsys
®
Primetime™ - Static Path
Formality® - Equivalence Checking
2
MH1
4138G–AERO–05/04
MH1
Design Flow and
Tools
Atmel’s design flow for Gate Array/Embedded Array is structured to allow the designer
to consolidate the greatest number of system components possible onto the same silicon chip, using available third party design tools. Atmel’s cell library reflects silicon
performance over extremes of temperature, voltage, and process, and includes the
effects of metal loading, inter-level capacitance, and edge rise and fall times. The
Design Flow includes clock tree synthesis to minimize skew and latency. RC extraction
is performed on final design database and incorporated into the timing analysis.
The Typical Gate Array/Embedded Array Design Flow, shown on page 4, provides a pictorial description of the typical interaction between Atmel’s Gate Array/Embedded Array
design staff and the customer. Atmel will deliver design kits to support the customer’s
synthesis, verification, floorplanning, and SCAN insertion activities. Tools such as Synopsys Synthesis, Cadence and Mentor Logic Simulators are used, and many others are
available. Should a design include embedded memory or an embedded core, Atmel
needs to understand the partition of the Array, and define the location of the memory
blocks and/or cores (preliminary place and route) so that an underlayer layout model
can be created (Base Wafer).
Following a Preliminary Design Review, so called Logic Review, the design is routed,
and post-route RC data is extracted. Following post-route verification and a Final Design
Review, so called Design Review, the design is taped out for fabrication.
The purpose of these reviews is to check the conformity of the design to Atmel rules,
and acknowledge it in formal documents.
3
4138G–AERO–05/04
Figure 1. Typical Gate Array/Embedded Array Design Flow
Atmel
Design Kit
Delivery
Base Wafer
Definition
Kickoff
Design
Synthesis
SCAN
Insertion
Functional
and Static
Path Sims
Atmel
Preliminary
Place & Route
Floorplan
Base Wafer
Creation
Atmel
Database
Handoff
Database
Acceptance
Base Wafer
Pre-route
Verification
Logic
Review
Atmel
Atmel
Place & Route
and
Clock Tree
Post-route
Verification
Base Wafer
Fabrication
Design
Review
Atmel
Tape Out
Metallization
Layers
Atmel
Masks
Generation
Atmel
Joint
Fab.,
Assembly
and Test
Rev.1.6 - 07/2003
Atmel
Customer
4
MH1
4138G–AERO–05/04
MH1
Pin Definition
Requirements
The corner pads are reserved for Power and Ground only. All other pads are fully programmable as Input, Output, Bidirectional, Power or Ground. When implementing a
design with 5V tolerant buffers, one buffer site must be reserved for the VDD5 pin, which
is used to distribute power to the buffers.
Figure 1. Gate Array
Figure 2. Embedded Array
SRAM
Core
Standard
Gate Array
Architecture
Core
I/O Site: Pad and SubSections
The I/O sites can be configured as input, output, 3-state output and bidirectional buffers,
each with pull-up or pull-down capability, if required, by utilizing their corresponding subsection. Bidirectional buffers are the result of an input and output buffers placed in adjacent sub-sections in the same I/O site. Special buffers may require multiple I/O sites.
Oscillators require 2 I/O sites, each power and ground pin utilizes one I/O site.
PCI Buffers
PCI compatible input and output buffers are available for each bias voltage, 3V and 5V.
LVDS Buffers
Each LVDS buffer uses 2 I/O sites.
LVDS drivers are specific for each bias voltage and require one external current bias
resistor per chip; LVDS receiver is the same for all bias voltages and requires 1 external
line matching 100Ω resistor per receiver.
Memory Blocks
Memory blocks can be either synthesized on gates (when smaller than 8 bits) or compiled and embedded in the array itself.
5
4138G–AERO–05/04
ASIC Design
Translation
Atmel has successfully translated existing designs from most major ASIC vendors (LSI
Logic ®, Motorola®, SMOS™, Oki ®, NEC®, Fujitsu® and others) into the gate arrays.
These designs have been optimized for speed and gate count and modified to add logic
or memory, or replicated for a pin-to-pin compatible, drop-in replacement.
Design Entry
Design entry is performed by the customer using an Atmel ASIC library. A complete
netlist and vector set must then be provided to Atmel. Upon acceptance of this data set,
Atmel continues with the standard design flow.
FPGA and PLD
Conversions
Atmel has successfully translated existing FPGA/PLD designs from most major vendors (Xilinx®, Actel™ and others) into the gate arrays. There are four primary reasons to
convert from an FPGA/PLD to a gate array. Conversion of high volume devices for a
single or combined design is cost effective. Performance can often be optimized for
speed or low power consumption. Several FPGA/PLDs can be combined onto a single
chip to minimize cost while reducing on-board space requirements. Finally, in situations
where an FPGA/PLD was used for fast cycle time prototyping, a gate array may provide a lower cost answer for long-term volume production.
MH1 Series Cell
Library
Atmel’s MH1 Series gate arrays make use of an extensive library of macro cell structures, including logic cells, buffers and inverters, multiplexers, decoders, and I/O
options. Soft macros are also available.
The MH1 Series PLL operates at frequencies of up to 250 MHz with minimal phase error
and jitter, making it ideal for frequency synthesis of high speed on-chip clocks and chip
to chip synchronization.
These cells are well characterized by use of SPICE modeling at the transistor level, with
performance verified on manufactured test arrays. Characterization is performed over
the rated temperature and voltage ranges to ensure that the simulation accurately predicts the performance of the finished product.
Cells
Number of Cells
Logic Cells
95
I/O Buffers
3V or 2.5V or 3.3V
110
5V Tolerant
36
5V Compliant
70
Specific Cells
LVDS, PCI
6
11
MH1
4138G–AERO–05/04
MH1
Electrical Characteristics
Absolute Maximum Ratings
Operating Ambient Temperature ..........-55°C to +125°C
*NOTE:
Storage Temperature............................-65°C to +150°C
Maximum Input Voltage..... VDD +0.5V and VCC + 0.5V
Maximum 3.3V Operating Voltage...................4V (VDD)
Maximum 5V Operating Voltage......................6V (VCC)
Stresses beyond those listed under "Absolute
Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability.
DC Characteristics
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 3. 2.5V DC Characteristics
Symbol
Parameter
Buffer
Test Condition
TA
Operating Temperature
All
–
VDD
Supply Voltage
All
–
CMOS
VIN = VSS
70
Low-level Input Current
IIL
Pull-up resistors PRU1 (1)
Pull down resistor PRD1
Vil
Vih
Max
Units
-55
25
125
C
2.3
2.5
2.7
V
-1
–
-1
CMOS
Pull-up resistors PRU1
VIN = VDD(max)
Pull down resistor PRD1 (2)
Ioz
Typ
-5
High level Input Current
IIH
Min
High impedance state output
current
Low level Input voltage
High level Input voltage
-5
70
All
Vin = Vdd or Vss, Vdd = Vdd
(max)
-1
–
–
–
–
1
5
µA
540
1
CMOS
–
–
–
0.3 Vdd
PCI
–
–
–
0.325 Vdd
0.62
CMOS Schmitt level
–
–
–
CMOS
–
0.7 Vdd
–
PCI
–
0.475 Vdd
–
CMOS Schmitt level
–
1.56
–
CMOS Hysterisys
–
–
–
0.42
VOL
Low-level Output Voltage (3)
PO11
IOL = 0.8 mA, Vdd = Vdd (min)
–
–
Voh
(4)
PO11
Ioh = -0.6 mA, Vdd = Vdd (min)
2
–
–
–
Output short circuit current
Ios
µA
5
µA
No pull resistor
Delta V
High level output voltage
1
230
–
V
V
V
0.4
V
V
Vdd = Vdd (max),
Iosn
PO11
Vout = Vdd
Iosp
PO11
Vouy = Vss
Iccsb
Leakage current per cell
–
Vdd = Vdd (max)
–
0.27
4
nA
Iccop
Dynamic current per gate
–
Vdd = Vdd (max)
–
–
0.32
µW/MHz
1.
2.
3.
4.
15
mA
8
For standard pull-ups: PRU(#), # = {1-31} index for Ron: Ron = # x RO where RO = 19 kΩ typ, 30 kΩ max, 12 kΩ min
For standard pull-downs: PRD(#), # = {1-31} index for Ron: Ron = # x RO where RO = 11 kΩ typ, 30 kΩ max, 5 kΩ min
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = 1.6 mA for standard buffers measured at Vol = 0.4V
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = -1.6 mA for standard buffers measured at Voh = 2V
7
4138G–AERO–05/04
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 4. 3V DC Characteristics
Symbol
Parameter
Buffer
Test Condition
Min
Typ
Max
Units
TA
Operating Temperature
All
–
-55
25
125
°C
VDD
Supply Voltage
All
–
2.7
3.0
3.3
V
CMOS
VIN = VSS
108
–
330
Low-level Input Current
IIL
Pull-up resistors PRU1 (1)
-1
Pull down resistor PRD1
-5
Pull-up resistors PRU1
CMOS
VIN = VDD (max)
Pull down resistor PRD1 (2)
Ioz
Vil
Vih
High impedance state output
current
Low level Input voltage
High level Input voltage
1
–
108
All
Vin = Vdd or Vss, Vdd = Vdd
(max)
5
µA
825
-1
–
1
µA
No pull resistor
CMOS
–
–
–
0.8
PCI
–
–
–
0.325 Vdd
CMOS Schmitt level
–
–
–
0.72
CMOS
–
2
–
–
PCI
–
0.475 Vdd
–
–
CMOS Schmitt level
–
1.89
–
–
–
0.53
–
V
–
–
0.4
V
Delta V
CMOS Hysterisis
–
–
VOL
Low-level Output Voltage (3)
PO11
IOL = 1 mA, Vdd = Vdd (min)
Voh
High level output voltage (4)
PO11
Ioh = -0.6 mA, Vdd = Vdd (min)
Output short circuit current
Ios
-5
µA
5
-1
High level Input Current
IIH
1
–
2.4
–
–
–
Vdd = Vdd (max),
V
V
V
21
Iosn
PO11
Vout = Vdd
Iosp
PO11
Vouy = Vss
Iccsb
Leakage current per cell
–
Vdd = Vdd (max)
–
0.6
5
nA
Iccop
Dynamic current per gate
–
Vdd = Vdd (max)
–
–
0.54
µW/MHz
1.
2.
3.
4.
8
mA
12
For standard pull-ups: PRU(#), # = {1-31} index for Ron: Ron = # x RO where RO = 15 kΩ typ, 25 kΩ max, 10 kΩ min
For standard pull-downs:PRD(#), # = {1-31} index for Ron: Ron = # x RO where RO = 9 kΩ typ, 25 kΩ max, 4 kΩ min
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = 1.8 mA for standard buffers (including cold sparing) measured at Vol = 0.4V
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = -1.8 mA for standard buffers (including cold sparing) measured at Voh = 2.4V
MH1
4138G–AERO–05/04
MH1
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 5. 3.3V DC Characteristics
Symbol Parameter
Buffer
TA
Operating Temperature
VDD
Supply Voltage
Test Condition
Min
Typ
Max
Units
All
-55
25
125
°C
All
3
3.3
3.6
V
Low-level Input Current
IIL
Pull-up resistors PRU1 (1)
CMOS
VIN = VSS
Pull down resistor PRD1
High level Input Current
IIH
Pull-up resistors PRU1
CMOS
VIN = VDD (max)
Pull down resistor PRD1 (2)
Ioz
High impedance state output
current
All
Vin = Vdd or Vss, Vdd = Vdd
(max)
-1
1
120
400
-5
5
-1
1
-5
5
150
900
-1
1
Low level Input voltage
PCI
0.325 Vdd
2
PCI
0.475 Vdd
CMOS Schmitt level
CMOS Hysterisis
VOL
Low-level Output Voltage (3)
PO11
IOL = 2 mA, Vdd = Vdd (min)
Voh
High level output voltage (4)
PO11
Ioh = -1.8 mA, Vdd = Vdd (min)
0.6
Output short circuit current
V
0.4
V
2.4
V
Vdd = Vdd (max),
Iosn
PO11
Vout = Vdd
23
Iosp
PO11
Vouy = Vss
13
Iccsb
Leakage current per cell
Vdd = Vdd (max)
Iccop
Dynamic current per gate
Vdd = Vdd (max)
1.
2.
3.
V
2
Delta V
Ios
V
0.8
CMOS
High level Input voltage
µA
0.8
CMOS Schmitt level
Vih
µA
No pull resistor
CMOS
Vil
µA
0.7
mA
5
nA
0.69
µW/MHz
For standard pull-ups: PRU(#), # = {1-31} index for Ron: Ron = # x RO where RO = 14 kΩ typ, 25 kΩ max, 9 kΩ min
For standard pull-downs:PRD(#), # = {1-31} index for Ron: Ron = # x RO where RO = 8 kΩ typ, 20 kΩ max, 4 kΩ min
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = 2 mA for standard buffers measured at Vol = 0.4V
4.
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = -2 mA for standard buffers measured at Voh = 2.4V
9
4138G–AERO–05/04
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 6. 5V DC Characteristics
Symbol
Parameter
Buffer
Test Condition
Min
Typ
Max
Units
TA
Operating Temperature
All
–
-55
25
125
°C
VDD
Supply Voltage
5V Tolerant
–
3.0
3.3
3.6
V
VCC
Supply Voltage
5V Compliant
–
CMOS
VIN = VSS
–
690
-1
Low-level Input Current
IIL
Pull-up resistors PRU1 (1)
Pull down resistor PRD1
Pull-up resistors PRU1
VIN = VDD (max)
Vil
Vih
VOL (3)
Voh (4)
1.
2.
10
1
–
30
High impedance state output
All
current
Vin = Vdd or Vss, Vdd = Vdd
(max)
µA
5
400
-1
–
µA
1
No pull resistor
0.8
PICV, PICV5
–
–
–
PCI
–
–
–
0.325 Vdd
CMOS Schmitt level
–
–
–
0.8
PICV, PICV5
–
2
–
–
PCI
–
0.475 Vdd
–
–
CMOS Schmitt level
–
2
–
–
Low Voltage/2.5V range
PO11V
Iol = 0.5 mA
Low Voltage/3.0V range
PO11V
Iol = 0.6 mA
Low Voltage/3.3V range
PO11V
Iol = 1.2 mA
Low Voltage/2.5V range
PO11V5
Iol = 1.1mA
–
–
0.4
V
Low Voltage/3.0V range
PO11V5
Iol = 1.3 mA
Low Voltage/3.3V range
PO11V5
Iol = 1.5 mA
Low Voltage/2.5V range
PO11V
Ioh = 0.5 mA
2
Low Voltage/3.0V range
PO11V
Ioh = 0.6 mA
2.4
Low Voltage/3.3V range
PO11V
Ioh = 1.2 mA
2.4
Low Voltage/2.5V range
PO11V5
Ioh = 1.1mA
2
–
–
V
Low Voltage/3.0V range
PO11V5
Ioh = 1.3 mA
2.4
Low Voltage/3.3V range
PO11V5
Ioh = 1.5 mA
2.4
–
28
mA
Low level Input voltage
High level Input voltage
Output short circuit current
Ios
-5
µA
5
-1
CMOS
Pull down resistor PRD1 (2)
Ioz
1
-5
High level Input Current
IIH
180
V
V
Vdd = Vdd (max),
Iosn
PO11V
Vout = Vdd
Iosp
PO11V
Vouy = Vss
–
17
For 5V tolerant/compliant pull-ups: PRU(#), # = {1-31} index for Ron: Ron = # x RO where RO = 14 kΩ typ, 25 kΩ max, 8 kΩ
min.
For 5V tolerant/compliant pull-downs: PRD(#), # = {1-31} index for Ron: Ron = # x RO where:
RO = 19 kΩ typ, 45 kΩ max, 9 kΩ min in 3.3V range,
RO = 23 kΩ typ, 55 kΩ max, 11 kΩ min in 3V range,
RO = 36 kΩ typ, 80 kΩ max, 17 kΩ min in 2.5V range,
MH1
4138G–AERO–05/04
MH1
3.
4.
For output buffers PO (1-C) (1-C):
1-C: hex value: convert hex to decimal x IO = p and n-channel output drive
IO = 1.4 mA for tolerant buffers in 3.3V range (Vcc = 4.5V) measured at Vol = 0.4V
IO = 1.3 mA for tolerant buffers in 3.0V range (Vcc = 4.5V) measured at Vol = 0.4V
IO = 1.0 mA for tolerant buffers in 2.5V range (Vcc = 4.5V) measured at Vol = 0.4V
IO = 1.6 mA for compliant buffers in 3.3V range (Vcc = 4.5 V) measured at Vol = 2.4V
IO = 1. mA for compliant buffers in 3.0V range (Vcc = 4.5 V) measured at Vol = 2.4V
IO = 1.1 mA for compliant buffers in 2.5V range (Vcc = 4.5 V) measured at Vol = 2.0 V
IO = -1.4 mA for tolerant buffers in 3.3V range (Vcc = 4.5V) measured at Vol = 2.4V
IO = -1.3 mA for tolerant buffers in 3.0V range (Vcc = 4.5V) measured at Vol = 2.4V
IO = -1.0 mA for tolerant buffers in 2.5V range (Vcc = 4.5V) measured at Vol = 2V
IO = -1.6 mA for compliant buffers in 3.3V range (Vcc = 3.3V) measured at Vol = 2.4V
IO = -1.4 mA for compliant buffers in 3.0V range (Vcc = 3 V) measured at Vol = 2.4V
IO = -1.1 mA for compliant buffers in 2.5V range (Vcc = 4.5 V) measured at Vol = 2.0V
DC and AC Characteristics for LVDS Driver
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 7. 2.5V LVDS Driver DC/AC Characteristics (Preliminary)
Symbol
Parameter
Test Condition
Min
Max
Units
Comments
TA
Operating Temperature
–
-55
125
°C
–
VDD
Supply Voltage
–
2.3
2.7
V
–
|VOD|
Output differential voltage
Rload = 100Ω
230.7
446.5
mV
Figure 3
Vol
Output voltage low
Rload = 100Ω
1224
1817
mV
Figure 3
Voh
Output voltage high
Rload = 100Ω
993
1406
mV
Figure 3
VOS
Output offset voltage
Rload = 100Ω
1108
1610
mV
Figure 3
|Delta VOD|
Change in |VOD| between "0"
and "1"
Rload = 100Ω
0
50
mV
–
|Delat VOS|
Change in |VOS| between "0"
and "1"
Rload = 100Ω
0
100
mV
–
ISA, ISB
Output current
Drivers shorted to ground or VDD
1.0
6.3
mA
–
ISAB
Output current
Drivers shorted together
2.4
4.8
mA
–
Rbias
Bias resistor
–
9.8
10.2
kΩ
1 per chip
Ibias
Bias static current
–
5.8
11.7
mA
–
Fmax
Maximum operating frequency
VDD = 2.5V ± 0.2V
–
180
MHz
Consumption
14.8 mA
Clock
Clock signal duty cycle
Max frequency
45
55
%
–
Tfall
Fall time 80 - 20%
Rload = 100Ω
669
1178
ps
Figure 4
Trise
Rise time 20 - 80%
Rload = 100Ω
670
1167
ps
Figure 4
Tp
Propagation delay
Rload = 100Ω
1270
2660
ps
Figure 4
Tsk1
Duty cycle skew
Rload = 100Ω
0
110
ps
–
Tsk2
Channel to channel skew (same
edge)
Rload = 100Ω
0
50
ps
–
11
4138G–AERO–05/04
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 8. 3V LVDS Driver DC/AC Characteristics
Symbol
Parameter
Test Condition
Min
Max
Units
Comments
TA
Operating Temperature
–
-55
125
°C
–
VDD
Supply Voltage
–
2.7
3.3
V
–
|VOD|
Output differential voltage
Rload = 100Ω
244
462
mV
Figure 3
Vol
Output voltage low
Rload = 100Ω
1088
1775
mV
Figure 3
Voh
Output voltage high
Rload = 100Ω
828
1358
mV
Figure 3
VOS
Output offset voltage
Rload = 100Ω
958
‘568
mV
Figure 3
|Delta VOD|
Change in |VOD| between "0"
and "1"
Rload = 100Ω
0
50
mV
–
|Delat VOS|
Change in |VOS| between "0"
and "1"
Rload = 100Ω
0
150
mV
–
ISA, ISB
Output current
Drivers shorted to ground or VDD
1.0
6.3
mA
–
ISAB
Output current
Drivers shorted together
2.6
5
mA
–
Rbias
Bias resistor
–
12.8
13.2
kΩ
1 per chip
Ibias
Bias static current
–
6.5
13.8
mA
–
Fmax
Maximum operating frequency
VDD = 3.3V ± 0.3V
–
200
MHz
Consumption
18.6 mA
Clock
Clock signal duty cycle
Max frequency
45
55
%
–
Tfall
Fall time 80 - 20%
Rload = 100Ω
512
968
ps
Figure 4
Trise
Rise time 20 - 80%
Rload = 100Ω
512
970
ps
Figure 4
Tp
Propagation delay
Rload = 100Ω
1150
2300
ps
Figure 4
Tsk1
Duty cycle skew
Rload = 100Ω
0
70
ps
–
Tsk2
Channel to channel skew (same
edge)
Rload = 100Ω
0
50
ps
–
12
MH1
4138G–AERO–05/04
MH1
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 9. 3.3V LVDS Driver DC/AC Characteristics (Preliminary)
Symbol
Parameter
Test Condition
Min
Max
Units
Comments
TA
Operating Temperature
–
-55
125
°C
–
VDD
Supply Voltage
–
3
3.6
V
–
|VOD|
Output differential voltage
Rload = 100Ω
251.4
452.2
mV
Figure 3
Vol
Output voltage low
Rload = 100Ω
1071
1731
mV
Figure 3
Voh
Output voltage high
Rload = 100Ω
804
1323
mV
Figure 3
VOS
Output offset voltage
Rload = 100Ω
937
1527
mV
Figure 3
|Delta VOD|
Change in |VOD| between "0"
and "1"
Rload = 100Ω
0
50
mV
–
|Delat VOS|
Change in |VOS| between "0"
and "1"
Rload = 100Ω
0
200
mV
–
ISA, ISB
Output current
Drivers shorted to ground or VDD
1.0
6.2
mA
–
ISAB
Output current
Drivers shorted together
2.6
4.8
mA
–
Rbias
Bias resistor
–
16.3
16.7
kΩ
1 per chip
Ibias
Bias static current
–
7
14.6
mA
–
Fmax
Maximum operating frequency
VDD = 3.3V ± 0.3V
–
220
MHz
Consumption
20.9 mA
Clock
Clock signal duty cycle
Max frequency
45
55
%
–
Tfall
Fall time 80 - 20%
Rload = 100Ω
445
838
ps
Figure 4
Trise
Rise time 20 - 80%
Rload = 100Ω
445
841
ps
Figure 4
Tp
Propagation delay
Rload = 100Ω
1120
2120
ps
Figure 4
Tsk1
Duty cycle skew
Rload = 100Ω
0
80
ps
–
Tsk2
Channel to channel skew (same
edge)
Rload = 100Ω
0
50
ps
–
Figure 3. Test termination measurements
( VA + VB )
VOS = -------------------------2
13
4138G–AERO–05/04
Figure 4. Rise and Fall Measurements
Applicable over recommended operating temperature and voltage range unless otherwise noted.
Table 10. LVDS Receiver DC/AC Characteristics
Symbol
Parameter
Test Condition
Min
Max
Units
TA
Operating Temperature
–
-55
125
°C
VDD
Supply Voltage
–
2.3
3.6
V
Vi
Input voltage range
–
0
2400
mV
Vidth
Input differential voltage
–
-100
+100
mV
Cout = 50 pF, VDD = 2.5V ± 0.2V
0.9
3.5
Tp
Propagation delay
Cout = 50 pF, VDD = 3.0V ± 0.3V
0.7
2.7
Cout = 50 pF, VDD = 3.3V ± 0.3V
0.7
2.4
-
500
Tskew
Duty cycle distortion
Cout = 50 pF
ns
ps
Table 11. I/O Buffers DC Characteristics
Symbol
Test Condition
Typical
Units
Capacitance, Input Buffer (die)
3V
2.4
pF
COUT
Capacitance, Output Buffer (die)
3V
5.6
pF
CI/O
Capacitance, Bi-Directional
3V
6.6
pF
CIN
14
Parameter
MH1
4138G–AERO–05/04
MH1
Testability
Techniques
For complex designs, involving blocks of memory and/or cores, careful attention must
be given to design-for-test techniques. The sheer size of complex designs and the number of functional vectors that would need to be created to exercise them fully, strongly
suggests the use of more efficient techniques. Combinations of SCAN paths, multiplexed access to memory and/or core blocks, and built-in-self-test logic must be
employed, in addition to functional test patterns, to provide both the user and Atmel the
ability to test the finished product.
An example of a highly complex design could include a PLL for clock management or
synthesis, SRAM and glue logic to support the inter connectivity of each of these blocks.
The design of each of these blocks must take into consideration the fact that the manufactured device will be tested on a high performance digital tester. Combinations of
parametric, functional, and structural tests, defined for digital testers, should be
employed to create a suite of manufacturing tests.
The type of block dictates the type of testability technique to be employed. The PLL will,
by construction, provide access to key nodes so that functional and/or parametric testing can be performed. Since a digital tester must control all the clocks during the testing
of a Gate Array/Embedded Array, provision must be made for the VCO to be bypassed.
Atmel’s PLLs include a multiplexing capability for just this purpose. The addition of a few
pins will allow other portions of the PLL to be isolated for test, without impinging upon
the normal functionality.
Access to SRAM blocks must be provided so that controllability and observability of the
inputs and outputs to the blocks are achieved with the minimum amount of preconditioning. SRAM blocks need to provide access to both address and data ports so that
comprehensive memory tests can be performed. Multiplexing I/O pins provides a
method for providing this accessibility.
The glue logic can be designed using full SCAN techniques to enhance its testability.
It should be noted that, in almost all of these cases, the purpose of the testability technique is to provide Atmel a means to assess the structural integrity of a Gate
Array/Embedded Array, i.e., sort devices with manufacturing-induced defects. All of the
techniques described above should be considered supplemental to a set of patterns
which exercise the functionality of the design in its anticipated operating modes.
15
4138G–AERO–05/04
Advanced Packaging
The MH1 Series are offered in ceramic packages, multi-layers quad flat packs (MQFP),
and a BGA based on ceramic land grid arrays, so called Multi Layer Column Grid Array
(MCGA). Awide range of plastic package is also proposed. High volume onshore and
offshore contractors can provide assembly and test for commercial or industrial quality
grades, when agreed.
Table 12. Packaging Options
Package Type (1)
Pin Count
Plastic Packages
(2)
MQFP(3)
196, 256 and 352
MCGA(3)
349, 472 (1.27 mm pitch), and 576 (1 mm pitch)
Notes:
16
1. Contact Atmel local desing centres to check the availability of the matrix/package
combination.
2. Contact Atmel for availability.
3. Four decks package.
MH1
4138G–AERO–05/04
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
© Atmel Corporation 2004. All rights reserved. Atmel ® and combinations thereof are the registered trademarks of
Atmel Corporation or its subsidiaries. Cadence is a trademark of Cadence Design Systems. Design Compiler is a registered
trademark of Synopsis Incorporated. Synopsis is a registered trademark of Synopsis Incorporated. Mentor is a trademark of Mentor
Graphics. Other terms and product names may be the trademarks of others.
Printed on recycled paper.
4138G–AERO–05/04
/xM