AD ADDI7004BBBCZRL

Quad-Channel, HD Image Signal Processor
with Precision Timing Core
ADDI7004
Data Sheet
FEATURES
GENERAL DESCRIPTION
Support for CCD and CMOS image sensors
4 AFE channels
1.8 V analog and digital core supply voltage
Serial data output with reduced range LVDS outputs
Differential analog inputs
CDS or SHA configuration (CDS bypass) with
−3 dB, 0 dB, +3 dB, and +6 dB gain
6 dB to 42 dB, 10-bit variable gain amplifier (VGA)
14-bit, 72 MHz analog-to-digital converter (ADC)
Black level clamp with variable level control
Precision Timing core with 220 ps resolution @ 72 MHz
The ADDI7004 is a highly integrated, quad-channel, HD image
signal processor for high speed imaging applications. Each channel
is specified at pixel rates of up to 72 MHz and consists of a complete
analog front end (AFE) with ADC conversion. The Precision
Timing™ core allows adjustment of the correlated double sampler
(CDS) and sample-and-hold amplifier (SHA) clocks with 220 ps
resolution at 72 MHz operation. The ADDI7004 also contains
a reduced range low voltage differential signaling (LVDS) interface for the dual-channel data outputs.
Each analog front end includes black level clamping, a CDS/SHA,
a VGA, and a 72 MHz, 14-bit analog-to-digital converter (ADC).
Operation is programmed using a 3-wire serial interface.
APPLICATIONS
Packaged in a space-saving, 6 mm × 6 mm, 76-ball BGA, the
ADDI7004 is specified over an operating temperature range of
−40°C to +85°C.
Digital video cameras
Digital still cameras
Medical Imaging
High speed industrial cameras
FUNCTIONAL BLOCK DIAGRAM
ADDI7004
VREF
INM_A
AFE1
CDS/
SHA
ADC
VGA
6dB ~ 42dB
–3dB, 0dB, +3dB, +6dB
INP_B
INM_B
INP_C
INM_C
INP_D
INM_D
CLAMP
REDUCED
RANGE
LVDS
INTERFACE
AFE2
AFE3
AFE4
INTERNAL CLOCKS
SHP
SHD
CLPOB
PBLK
DCR
Precision
Timing
CORE
DOUT0P
DOUT0N
DOUT1P
DOUT1N
DOUT2P
DOUT2N
DOUT3P
DOUT3N
TCLK0P
TCLK0N
TCLK1P
TCLK1N
DOUT4P
DOUT4N
DOUT5P
DOUT5N
DOUT6P
DOUT6N
DOUT7P
DOUT7N
CLI
RSTB
SYNC
GENERATOR
HD
VD
NOTES
1. THE CIRCUITRY FOR AFE1 TO AFE4 IS IDENTICAL.
INTERNAL
REGISTERS
SL
SDATA
SCK
07799-001
INP_A
Figure 1.
For more information on the ADDI7004, email Analog Devices, Inc., at [email protected]
Rev. SpD
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADDI7004
Data Sheet
NOTES
©2008–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07799F-0-4/13(SpD)
Rev. SpD | Page 2 of 2