AN204825
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
This application note describes how to control and monitor the lights used in a dashboard or a HVAC system with the
usage of PPG and ADC.
Contents
1
Introduction ...............................................................1
1.1
Connection Diagram ........................................1
2
Operation ..................................................................3
2.1
Reload Timer ...................................................3
2.2
PPG .................................................................4
2.3
ADC and DMA .................................................5
3
Example Code ..........................................................6
1
3.1
Initialization Functions ..................................... 6
3.2
Main Function .................................................. 9
3.3
Interrupt Service Routines ............................. 11
3.4
Interrupt Vector .............................................. 14
4
Additional Information ............................................. 14
5
Document History ................................................... 15
Introduction
This application note describes how to control and monitor the lights used in a dashboard or a HVAC system with the
usage of PPG and ADC.
In such automotive applications the light intensity is controlled by the PPG outputs using the PWM technique.
However, it is also essential to monitor whether a particular light is on and functioning properly. This is achieved by
measuring the voltage across the lamp with an ADC.
1.1
Connection Diagram
The following figure shows the connection diagram. The Programmable Pulse Generator (PPG) output is connected
to one terminal of the light/lamp and the other terminal is pulled down via a resistor and also connected to the Analogto-Digital Converter (ADC) input.
www.cypress.com
Document No. 002-04825Rev.*A
1
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
Figure 1. Connection Diagram - Lamp Control and Monitor
Vd
PPGn
ANy
Light/
Lamp
MB96340
R
n = 8 to 11
y = 0 to 3
In the above diagram the PPG8 output corresponds to the AN0 input, PPG9 output corresponds to the AN1 input, so
on and so forth. For the ease of understanding just one pair of PPG output and ADC input is shown.
For PPG outputs, PWM frequency of 250 Hz is used. This frequency is chosen so that it is high enough for the flicker
in the lamp to be invisible and it’s also low enough as not to introduce EMI noise.
It should be noted that the PPG output and the ADC input may not be able to connect directly to the lamp as shown in
the above figure since the power requirements of the lamp may not be compatible with that of the micro. In such
scenario, there might be the need of some driver or signal conditioning circuitry.
www.cypress.com
Document No. 002-04825Rev.*A
2
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
2
Operation
The below block diagram depicts the peripheral operation and dependency.
Figure 2.Block Diagram - Peripheral Operation and Dependency
RLT1
ADC0-3
DMA0
PPG8-11
2.1
Reload Timer
The Reload Timer 1 (RLT1) is used as the time base for triggering the ADC conversion as well as starting the PPGs.
This means the ADC conversion on channels AN0-3 are triggered by RLT1 internal output.
RLT1 is required to issue an interrupt at an interval of 0.5 ms at 16 MHz CLKP1. Hence the RLT1 prescaler is
configured to divide the CLKP1 by 16 and the reload register of RLT1 is loaded with 499. This is because the
underflow would happen after value loaded with reload register + 1 cycle, i.e. after 500 clock cycles of RLT1. The
following formula explains the same:
Underflow Interrupt Interval
1
(499 1) 0.5ms
16MHz / 16
Hence the each ADC channel will start conversion after every 1 ms (after every complete RLT1 cycle that is after 2
underflows).
In the RLT1 interrupt service routine (ISR) the PPG8-11 are started after every 1 ms (i.e. after 2 interrupts). The
PPG8 is started at the very first interrupt; PPG9 is started at the third interrupt, so on and so forth. This ensures the
phase shift of ¼ (1 ms) of the total PPG pulse width (4 ms). It should be noted that the RLT1 ISR is only used during
initial setup of PPGs and it is not required for normal operation.
www.cypress.com
Document No. 002-04825Rev.*A
3
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
The below figure describes the timing behavior described above.
Figure 3. Timing Diagram
2.2
PPG
All the PPGs (PPG8-11) are fed by 16 MHz of CLKP1 clock with prescaler of 4, hence the clock of 1 MHz. In the
RLT1 ISR the PPGs are started as below:
The PPG8 is started at the first interrupt with period of 4 ms and a duty of 75%.
The PPG9 is started at the third interrupt with period of 4 ms and a duty of 62.5%.
The PPG10 is started at the fifth interrupt with period of 4 ms and a duty of 50%.
The PPG11 is started at the seventh interrupt with period of 4 ms and a duty of 37.5%.
The actual period is the value loaded in period register (PCSR) +1 and the actual duty is the value loaded in the duty
register (PDUT) + 1. Hence for the period of 4 ms and a duty of 75% the value required to be loaded in PCSR8 is
15999 and the value required to be loaded in PDUT8 is 11999. Period and duty register of the remaining PPGs are
configured considering the same.
www.cypress.com
Document No. 002-04825Rev.*A
4
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
2.3
ADC and DMA
The ADC is used in STOP mode with 10 bit conversion resolution. Channel 0 to 3 will be converted one after another
1
at every trigger from RLT1 i.e. after every 1 ms. The sampling time is configured as 8 cycles (this is only valid if the
2
supply voltage is between range - 4.5V ≤ AVCC ≤ 5.5V) where as the compare time is configured as 22 cycles .
Hence at 16 MHz of CLKP1, the total time taken for each channel conversion would be 1.875 s. The conversion will
go on in cyclic manner (i.e. channel 0-1-2-3-0-1-2-3).
In the RLT1 ISR, there is a wait loop of about 6 s before starting each of the PPGs. This wait time should be at least
equal to the conversion time ADC (1.875 s, in this case). This makes sure that the PPG output is ALWAYS HIGH
when the ADC conversion happens.
The following logic can be applied to determine the status of the lamp:
If the lamp is operational, then the ADC would also see the voltage equivalent to AVCC – Vd (voltage drop across
the lamp).
If the lamp is non-operational (open), then the ADC would see voltage equivalent to V SS (ground potential).
If the lamp is non-operational (short), then the ADC would see voltage equivalent to VCC (no voltage drop across
the lamp).
In order to accommodate the tolerance in the supply voltage and the voltage drop across the lamp, the ADC
equivalent of lamp voltage is not compared with the above mentioned fixed voltages but range of voltages as below:
Sr.
No
Condition
Voltage Across the
Lamp in Ideal
Condition
ADC Equivalent of Compared Voltage
Range
Minimum
Maximum
1
Lamp Operational
AVCC – Vd
AVCC_Vd_MIN
AVCC_Vd_MAX
2
Lamp Non-operational : Open
VSS
AVSS_CNT
AVSS_MAX
3
Lamp Non-operational : Short
VCC
AVCC_MIN
AVCC_CNT
After every conversion the DMA transfers the converted ADC value to MeasBuf[] array. After 4 such transfers the
ADC ISR would be executed, which re-initializes the DMA. In the main routine the ADC data can be analyzed with the
above discussed logic to monitor the lamp. Nonetheless, the logic discussed above is just an example. In an
application this logic may not be used as is and may need enhancements.
1
The cycle setting for the Sample Time depends on the driving impedance and the supply voltage AV CC.
2
The cycle setting for Compare Time depends on the supply voltage AV CC.
www.cypress.com
Document No. 002-04825Rev.*A
5
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3
Example Code
3.1
Initialization Functions
3.1.1
Flowchart
Init16PPGn()
InitReloadTimer1()
Configure Period
Register with freq
Set the RLT1 Reload value to 499
Configure Duty Cycle
Register with duty
Configure TMCSR1 with
CLKP1/16, Reload, Interrupt
Enable, Count Enable, Trigger
Configure PCNx with CKSEL/4,
Enable PPG, Disable Interrupt,
Enable O/p
InitADC()
InitDMA()
Analog Input AN0-3
Configure ADSR with
8(s) + 22(c) Cycles,
Start AN0, End AN3
Configure ADCS with Stop
Mode, 10 bit resolution,
Interrupt Enable, Activation
by Timer + Software
Enable DMA0, Transfer
Count = 8 bytes
Set DISEL0 with ADC IRQ number
76
Configure IO Address Pointer with ADCR
register address and Buffer Address Pointer
with MeasBuf[] address
Configure DMACS0 with no IOA update,
BAP update, word transfer, IOA ->
BAP
wait_for_ADC_finish()
Do loop of “NOP” from 0 to 3
www.cypress.com
Document No. 002-04825Rev.*A
6
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.1.2
C Code
char InitState;
// State Flag for sequential PPG init and ADC init
volatile int MeasBuf[4];
// ADC Measurement Buffer
int Results[4];
// Result Buffer: Takes data from (MeasBuf[] & 0x3FF)
unsigned char LampStat[4];
// Status of the Lamp
/*---------------------------------------------------------------------------*/
/*
Initialize PPGs
*/
/*---------------------------------------------------------------------------*/
void Init16PPG8 (unsigned int freq, unsigned int duty)
{
PCSR8 = freq; // always set cycle value PERIOD 1st
PDUT8 = duty; // set duty value DUTY CYCLE
PCN8 = 0xD402; // clk/4, enable PPG8, disable interrupts, enable output
}
void Init16PPG9 (unsigned int freq, unsigned int duty)
{
PCSR9 = freq; // always set cycle value PERIOD 1st
PDUT9 = duty; // set duty value DUTY CYCLE
PCN9 = 0xD402; // clk/4, enable PPG9, disable interrupts, enable output
}
void Init16PPG10 (unsigned int freq, unsigned int duty)
{
PCSR10 = freq; // always set cycle value PERIOD 1st
PDUT10 = duty; // set duty value DUTY CYCLE
PCN10 = 0xD402; // clk/4, enable PPG10, disable interrupts, enable output
}
void Init16PPG11 (unsigned int freq, unsigned int duty)
{
PCSR11 = freq; // always set cycle value PERIOD 1st
PDUT11 = duty; // set duty value DUTY CYCLE
PCN11 = 0xD402; // clk/4, enable PPG11, disable interrupts, enable output
}
/*---------------------------------------------------------------------------*/
/*
Initialize RLT1
*/
/*---------------------------------------------------------------------------*/
void InitReloadTimer1 (void)
{
TMRLR1 = 499;
// set reload value 499
// One Cycle: 500 ticks * 1 S = 0.5 ms
TMCSR1 = 0x041B;
// prescaler CLKP1/2^4, reload, interrupt enable, count enable,
// trigger
}
/*---------------------------------------------------------------------------*/
/*
Initialize ADC
*/
/*---------------------------------------------------------------------------*/
void InitADC (void)
{
ADER0 = 0x0F;
ADSR = 0x4003;
ADCSL = 0xC0;
ADCSH = 0xA8;
// ADC Input 0-3
// 8 cyc. sample, 22 cyc. conversion, Start AN0, End AN3
// Stop Mode, 10 Bit
// Interrupts, Activation by Timer and Software
}
▼
www.cypress.com
Document No. 002-04825Rev.*A
7
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
▲
/*
(Re-)Initialize DMA
*/
/*---------------------------------------------------------------------------*/
void InitDMA (void)
{
DER = 0x0001;
// DMA 0 enable
DCTH0 = 0;
// 8 Bytes = 4 words
DCTL0 = 8;
DISEL0 = 76;
// ADC irq number
IOAH0 = (unsigned char) &ADCR >> 8; // I/O Bank 00
IOAL0 = (unsigned char) &ADCR & 0xFF;
DMACS0 = 0x18;
// no IOA update, BAP update, word transfer, IOA -> BAP
BAPH0 = (__far unsigned long) &MeasBuf[0] >> 16;
BAPM0 = (__far unsigned long) &MeasBuf[0] >> 8;
BAPL0 = (__far unsigned long) &MeasBuf[0] & 0xFF;
}
/*---------------------------------------------------------------------------*/
/*
Wait delay
*/
/*---------------------------------------------------------------------------*/
void wait_for_ADC_finish(void)
{
volatile unsigned char i;
// inclusive CALLP and RETP about 6 us
for (i = 0; i < 4; i++)
__wait_nop();
}
www.cypress.com
Document No. 002-04825Rev.*A
8
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.2
Main Function
3.2.1
Flowchart
main()
InitState = 0
LampStat[i] = LAMP_OK
Initialize interrupt level
and enable interrupts
LampStat[i] = LAMP_OPEN
Set PPG8-11 output pins to 1
i++
Call InitReloadTimer1()
N
i <= 3?
Call InitADC()
Y
Call InitDMA()
i=0
Results[i] = MeasBuf[i] & 0x3FF
N
N
AVCC_Vd_MIN
<= Results[i] <=
AVCC_Vd_MAX
?
AVCC_MIN <=
Results[i] <=
AVCC_ CNT?
Y
Y
LampStat[i] = LAMP_SHORT
N
Y
AVSS_CNT <=
Results[i] <=
AVSS_ MAX?
LampStat[i] = LAMP_UNKNOWN
N
www.cypress.com
Document No. 002-04825Rev.*A
9
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.2.2
C Code
The Following section shows sample code for configurable parameters, which can be edited by the user depending
upon the application requirement. It should be noted that the lamp voltage is compared to range of voltage rather
than a fixed value so as to accommodate the tolerance in the supply voltage and the voltage drop across the lamp.
// Configurable Parameters
#define AVCC
5
//
#define AVSS
0
//
#define Vd
0.1
//
#define Margin
2
//
ADC Supply Voltage in volts
ADC Ground Voltage in volts
voltage drop across lamp in volts
Tolerance in voltage in terms of percentage
// Derived Parameters
#define AVCC_CNT (1024)
// ADC Count equi. to Vcc at 10 bit resolution
#define AVSS_CNT ((AVSS/AVCC)*1024)
// ADC Count equi. to Vss at 10 bit resolution
#define Vd_CNT
((Vd/AVCC)*1024) // ADC Count equi. to Vd at 10 bit resolution
#define AVCC_MIN (AVCC_CNT-((AVCC_CNT*Margin)/100))
#define AVSS_MAX (AVSS_CNT+((AVSS_CNT*Margin)/100))
#define AVCC_Vd (AVCC_CNT-Vd_CNT)
#define AVCC_Vd_MAX (AVCC_Vd+((AVCC_Vd*Margin)/100))
#define AVCC_Vd_MIN (AVCC_Vd-((AVCC_Vd*Margin)/100))
#define LAMP_DEFAULT 0
#define LAMP_OK 1
#define LAMP_OPEN 2
#define LAMP_SHORT
3
#define LAMP_UNKNOWN 4
char InitState;
// State Flag for sequential PPG init and ADC init
int MeasBuf[4];
// ADC Measurement Buffer
int Results[4];
// Result Buffer: Takes data from (MeasBuf[] & 0x3FF)
unsigned char LampStat[4];
// Status of the Lamp
void main(void)
{
unsigned int i;
InitState = 0;
InitIrqLevels();
__set_il(7);
__EI();
PDR09 = 0x0F;
DDR09 = 0x0F;
InitReloadTimer1();
InitADC();
InitDMA();
// allow all levels
// globaly enable interrupts
// Set PPG11-8 output pins to "1" for 1st ADC measurement
// -> output "1"
// Start RLT1/ADC and PPG sequence
// Init ADC
// Init ADC-DMA transfer
while(1)
{
for (i=0; i<=3 ; i++)
{
// Mask results from buffer and update array
Results[i] = MeasBuf[i] & 0x3FF;
//determine the lamp status
if (Results [i] >= AVCC_Vd_MIN && Results [i] <= AVCC_Vd_MAX)
LampStat[i] = LAMP_OK;
else if (Results [i] >= AVSS_CNT && Results [i] <= AVSS_MAX)
LampStat[i] = LAMP_OPEN;
else if (Results [i] >= AVCC_MIN && Results [i] <= AVCC_CNT)
LampStat[i] = LAMP_SHORT;
else
LampStat[i] = LAMP_UNKNOWN;
}
}
}
www.cypress.com
Document No. 002-04825Rev.*A
10
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.3
Interrupt Service Routines
3.3.1
Flowchart
ISRReloadTimer1()
Clear RLT1 underflow
interrupt request flag
Wait till ADC Conversion is over
InitState
Y
Initialize PPG8 with 75% DC & 4ms Period
=0?
N
InitState
=1?
InitState = 1
Y
N
Y
InitState
=2?
InitState = 3
Y
N
InitState
=4?
N
InitState
=6?
InitState = 4
Wait till ADC Conversion is over
Y
Initialize PPG10 with 50% DC & 4ms Period
N
InitState
=5?
Wait till ADC Conversion is over
Initialize PPG9 with 62.5% DC & 4ms Period
N
InitState
=3?
InitState = 2
InitState = 5
Y
InitState = 6
Wait till ADC Conversion is over
Initialize PPG11 with 37.5% DC & 4ms Period
InitState = 7
Disable RLT1 Interrupt
End
www.cypress.com
Document No. 002-04825Rev.*A
11
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
ISRADC()
Clear ADC interrupt
request flag
Clear DMA0 transfer
end flag
Call InitDMA()
www.cypress.com
Document No. 002-04825Rev.*A
12
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.3.2
C Code
/*
Reload 1 Timer ISR
*/
/*---------------------------------------------------------------------------*/
__interrupt void ISRReloadTimer1(void)
{
TMCSR1_UF = 0;
// reset underflow interrupt request flag
// Sequential Initialization of PPG11 - PPG8
switch (InitState)
{
case 0:
wait_for_ADC_finish();
// wait for about 6us
Init16PPG8(15999, 11999);
// 1 ms + 3 ms = 4 ms
InitState = 1;
break;
case 1:
InitState = 2;
break;
case 2:
wait_for_ADC_finish();
Init16PPG9(15999, 9999);
InitState = 3;
break;
// wait for about 6us
// 1.5 ms + 2.5 ms = 4 ms
case 3:
InitState = 4;
break;
case 4:
wait_for_ADC_finish();
// wait for about 6us
Init16PPG10(15999, 7999); // 2 ms + 2 ms = 4 ms
InitState = 5;
break;
case 5:
InitState = 6;
break;
case 6:
wait_for_ADC_finish();
// wait for about 6us
Init16PPG11(15999, 5999); // 2.5 ms + 1.5 ms = 4 ms
InitState = 7;
TMCSR1 = 0x0412;
// disable RLT1 interrupt (ADC/PPG configuration done)
break;
case default:
break;
}
}
/*---------------------------------------------------------------------------*/
/*
ADC ISR
*/
/*---------------------------------------------------------------------------*/
__interrupt void ISRADC(void)
{
ADCSH = 0xA8; // clear INT
DSR = 0x0000; // Clear DMA request
InitDMA();
// Reinitialize DMA
}
www.cypress.com
Document No. 002-04825Rev.*A
13
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
3.4
Interrupt Vectoror
3.4.1
Code
ICR = (52 << 8) | 2;
ICR = (76 << 8) | 2;
/* Priority Level 2 for RLT1 of MB9634x Series */
/* Priority Level 2 for ADC of MB9634x Series */
. . .
/* ISR prototype */
__interrupt void ISRReloadTimer1(void);
__interrupt void ISRADC (void);
. . .
#pragma intvect ISRReloadTimer1
#pragma intvect ISR_ADC
. . .
4
52
76
/* RLT1 of MB9634x Series */
/* ADC of MB9634x Series */
Additional Information
Information about Cypress Microcontrollers can be found on the following Internet page:
http://www.cypress.com/cypress-microcontrollers
The software example related to this application note is:
96340_ppg_rlt_adc_dma
It can be found on the following Internet page:
http://www.cypress.com/cypress-mcu-product-softwareexamples
www.cypress.com
Document No. 002-04825Rev.*A
14
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
5
Document History
Document Title: AN204825 - F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
Document Number:002-04825
Revision
**
*A
www.cypress.com
ECN
-
5097379
Orig. of
Change
NOFL
NOFL
Submission
Date
Description of Change
03/28/2007
Initial release
07/24/2007
Updated with re-review findings from PHu
05/11/2016
Migrated Spansion Application Note MCU-AN-300237-E-V11 to
Cypress format
Document No. 002-04825Rev.*A
15
F²MC-16FX Family, Lamp Control and Monitor with PPG and ADC
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find
the office closest to you, visit us at Cypress Locations.
PSoC® Solutions
Products
®
®
ARM Cortex Microcontrollers
cypress.com/arm
cypress.com/psoc
Automotive
cypress.com/automotive
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Clocks & Buffers
cypress.com/clocks
Cypress Developer Community
Interface
cypress.com/interface
Lighting & Power Control
cypress.com/powerpsoc
Memory
cypress.com/memory
PSoC
cypress.com/psoc
Touch Sensing
cypress.com/touch
USB Controllers
cypress.com/usb
Wireless/RF
cypress.com/wireless
Community | Forums |Blogs | Video |Training
Technical Support
cypress.com/support
PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks
referenced herein are the property of their respective owners.
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone
Fax
Website
: 408-943-2600
: 408-943-4730
: www.cypress.com
© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including
Spansion LLC (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by
Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such
laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with
Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to
sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for
use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end
users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of
Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for
use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD
TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to
make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or
circuit described in this document. Any information provided in this document, including any sample design information or programming code, is
provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and
safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as
critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances
management, or other uses where the failure of the device or system could cause personal injury, death, or property damage (“Unintended Uses”). A
critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or
system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and
against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of
Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or
registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other
names and brands may be claimed as property of their respective owners.
www.cypress.com
Document No. 002-04825Rev.*A
16