CY2542
Quad PLL Programmable Spread
Spectrum Clock Generator with 2 Wire
Serial Interface and Frequency Select
Quad PLL Programmable Spread Spectrum Clock Generator with 2 Wire Serial Interface and Frequency Select
Features
Benefits
■
Device operating voltage option:1.8 V
■
■
Selectable clock output voltages:
❐ 1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V
Multiple high performance PLLs allow synthesis of unrelated
frequencies
■
Nonvolatile programming for personalization of PLL
frequencies, spread spectrum characteristics, drive strength,
crystal load capacitance, and output frequencies
■
Application specific programmable EMI reduction using Spread
Spectrum for clocks
■
Programmable PLLs for system frequency margin tests
■
Meets critical timing requirements in complex system designs
■
Up to eight programmable output clocks through 2-wire serial
interface
Suitability for PC, consumer, portable, and networking
applications
■
Capable of zero PPM frequency synthesis error
■
Programmable output drive strengths
■
Uninterrupted system operation during clock frequency switch
■
Frequency select feature with option to select four different
clock Frequencies over eight clock outputs
■
Application compatibility in standard and low power systems
■
150 ps typical cycle-to-cycle jitter
■
24-pin (4 × 4 × 1 mm) QFN Package
■
Commercial temperature range
■
Fully integrated ultra low power phase-locked loops (PLLs)
■
Input reference clock frequency range:
❐ External crystal: 8 to 48 MHz
❐ External reference: 1 to 48 MHz clock
■
Output clock frequency range:
❐ 3-50 MHz for 1.5 V/1.8 V output voltage
❐ 3-166 MHz for 2.5 V/3.0 V/3.3 V output voltage
■
Logic Block Diagram
CLKIN/RST
Crossbar
XIN/
EXCLKIN
XOUT
CLK 1
Switch
Output
OSC
Bank
1
CLK 2
PLL 1
Dividers
CLK 3
and
Drive
PLL 2
FS0
MUX
and
Control
Logic
FS1
Bank
2
CLK 5
Strength
Control
CLK 6
Bank
3
PLL 3
(SS )
CLK 4
CLK 7
CLK 8
SCL
SDA
PLL 4
(SS )
Serial
Interface
PD #/OE
Cypress Semiconductor Corporation
Document Number: 001-72951 Rev. *C
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised May 18, 2016
CY2542
Contents
Pinouts .............................................................................. 3
Pin Definitions .................................................................. 4
General Description ......................................................... 5
4 Configurable PLLs .................................................... 5
2-wire Serial Interface Programming ........................... 5
Input Reference Clocks ............................................... 5
Output Power Supply Options ..................................... 5
Output Source Selection ............................................. 5
Spread Spectrum ........................................................ 5
Frequency Select ........................................................ 5
Glitch-Free Frequency Switch ..................................... 5
PD#/OE Mode ............................................................. 5
Keep Alive Mode ......................................................... 5
Output Drive Strength .................................................. 5
Factory Specific Configuration and Custom
Programming ............................................................... 5
2-wire Serial Interface ...................................................... 6
Device Address ........................................................... 7
Data Valid .................................................................... 7
Data Frame ................................................................. 7
Acknowledge Pulse ..................................................... 7
Write Operations ............................................................... 8
Writing Individual Bytes ............................................... 8
Writing Multiple Bytes .................................................. 8
Document Number: 001-72951 Rev. *C
Read Operations ............................................................... 8
Current Address Read ................................................. 8
Random Read ............................................................. 8
Sequential Read .......................................................... 8
Serial I2C Programming Interface Timing
Specifications ................................................................... 8
Absolute Maximum Conditions ....................................... 9
Recommended Operating Conditions ............................ 9
DC Electrical Specifications .......................................... 10
AC Electrical Specifications .......................................... 11
Recommended Crystal Specification ........................... 12
Recommended Crystal Specification ........................... 12
Test and Measurement Setup ........................................ 12
Voltage and Timing Definitions ..................................... 13
Ordering Information ...................................................... 14
Ordering Code Definitions ......................................... 14
Package Diagrams .......................................................... 15
Acronyms ........................................................................ 16
Document Conventions ................................................. 16
Units of Measure ....................................................... 16
Document History Page ................................................. 17
Sales, Solutions, and Legal Information ...................... 18
Worldwide Sales and Design Support ....................... 18
Products .................................................................... 18
PSoC® Solutions ...................................................... 18
Cypress Developer Community ................................. 18
Technical Support ..................................................... 18
Page 2 of 18
CY2542
Pinouts
21
20
GND
VDD
22
CLK8
23
DNU
24
XOUT
XIN/
EXCLKIN
Figure 1. 24-pin QFN pinout
19
1
18
GND
CLK1
2
17
CLK 7
VDD_ CLK_B1
3
16
VDD_ CLK_B3
PD#/OE
4
15
CLK 6
VDD
5
14
VDD_ CLK_B2
CLK2
6
13
CLK 5
Document Number: 001-72951 Rev. *C
CY2542
7
8
9
10
11
12
SCL /FSO
SDA/FS1
CLK3
CLK4
GND
24 LD QFN
GND
GND
Page 3 of 18
CY2542
Pin Definitions
(VDD = 1.8 V Supply)
Pin Number
Name
1
GND
2
3
I/O
Description
Power
Power supply ground
CLK1
Output
Programmable clock output, Output voltage depends on VDD_CLK_B1 voltage
VDD_CLK_B1
Power
Power supply for bank1 (CLK1, CLK2) outputs: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
4
PD#/OE
Input
Multifunction programmable pin: Output enable or power down modes
5
VDD
Power
Power supply: 1.8 V
6
CLK2
Output
Programmable clock output. Output voltage depends on VDD_CLK_B1 voltage
7
GND
Power
Power supply ground
8
SCL/FS0
Input
Multifunction programmable pin: Serial data clock or Frequency select input pin
9
SDA/FS1
Input/Output
Serial data input/output or Frequency select input pin
10
CLK3
Output
Programmable clock output. Output voltage depends on VDD_CLK_B2 voltage
11
CLK4
Output
Programmable clock output. Output voltage depends on VDD_CLK_B2 voltage
12
GND
Power
Power supply ground
13
CLK5
Output
Programmable clock output. Output voltage depends on VDD_CLK_B2 voltage
14
VDD_CLK_B2
Power
Power supply for bank2 (CLK3, CLK4, CLK5) outputs: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
15
CLK6
Output
Programmable clock output. Output voltage depends on VDD_CLK_B3 voltage
16
VDD_CLK_B3
Power
Power supply for Bank3 (CLK6, CLK7, CLK8) outputs: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
17
CLK7
Output
Programmable clock output. Output voltage depends on VDD_CLK_B3 voltage
18
GND
Power
Power supply ground
19
GND
Power
Power supply ground
20
CLK8
Output
Programmable clock output. Output voltage depends on VDD_CLK_B3 voltage
21
DNU
None
Do not use
22
VDD
Power
Power supply: 1.8 V
23
XOUT
Output
Crystal output
24
XIN/EXCLKIN
Input
Crystal Input or 1.8 V external reference clock input
Document Number: 001-72951 Rev. *C
Page 4 of 18
CY2542
General Description
4 Configurable PLLs
Glitch-Free Frequency Switch
The CY2542 is a four-PLL clock generator IC. It can be used to
generate four independent output frequencies ranging from 3 to
50 MHz (for 1.5 V/1.8 V output voltage) or 3-166 MHz (for 2.5
V/3.0 V/3.3 V output voltage) from a single crystal or a reference
clock.
When the frequency select pin (FS) is used to switch frequency,
the outputs are glitch-free provided frequency is switched using
output dividers. This feature enables uninterrupted system
operation while clock frequency is being switched.
2-wire Serial Interface Programming
The CY2542 have a 2-wire serial interface that programs the
configuration memory array to synthesize output frequencies by
programmable output divider, spread characteristics, and drive
strength. 2-wire Serial Interface can also be used for in-system
control of these programmable features.
Input Reference Clocks
The input to the CY2542 can be either a crystal or a clock signal.
The input frequency range for crystals is 8 MHz to 48 MHz, while
that for EXCLKIN is 1 to 48 MHz. The voltage level for the input
reference clock used must meet the voltage requirement for the
device as shown in the DC and AC specifications.
Output Power Supply Options
These devices have eight clock outputs grouped in three banks.
The Bank 1, Bank 2, and Bank 3 correspond to (CLK1, CLK2),
(CLK3, CLK4, CLK5), and (CLK6, CLK7, CLK8) respectively. A
separate power supply is used for each of these three output
drivers and they can be any of 1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V
giving user multiple choice of output clock voltage levels.
Output Source Selection
These devices have eight clock outputs (CLK1–8). There are five
available clock sources for these outputs. These clock sources
are: XIN/EXCLKIN, PLL1, PLL2, PLL3 and PLL4. Output clock
source selection is done using four out of five crossbar switch.
Thus, any one of these five available clock sources can be
arbitrarily selected for the clock outputs. This gives user a
flexibility to have up to four independent clock and a reference
clock outputs.
Spread Spectrum
Two of the four PLLs (PLL3 and PLL4) have spread spectrum
capability for EMI reduction in the system. The device uses a
Cypress proprietary PLL and spread spectrum clock (SSC)
technology to synthesize and modulate the frequency of the PLL.
It can be factory programmed to either center spread range from
±0.125% to ±2.50%, or down spread range from –0.25% to
–5.0%, with Lexmark or Linear modulation profile.
Frequency Select
There are two multifunction frequency select pins (FS0, FS1)
that provide an option to select four different sets of frequencies
among each of the four PLLs. Each output has programmable
output divider options.
Document Number: 001-72951 Rev. *C
PD#/OE Mode
PD#/OE input (Pin 4) can be programmed to operate as either
power down (PD#) or output enable (OE) mode. Note that power
down shuts off the entire chip, resulting in minimum power
consumption for the device. Setting this signal high brings the
device in the operational mode with default register settings. The
PD# turn-on time is limited by the turn-on time of the PLLs.
Disabled outputs are first driven to a low state before turning off.
When off, they are held low by internal weak resistors
(~160 k ohms)
When this pin is programmed as output enable (OE), clock
outputs can be enabled or disabled using OE (pin 4). Individual
clock outputs can be programmed to be sensitive to this OE pin.
Keep Alive Mode
By activating the device in the Keep Alive Mode, power down
mode is changed to power saving mode, which disables all PLLs
and outputs, but preserves the contents of the volatile registers.
Thus, any configuration changes made via 2-wire serial interface
are preserved. By deactivating the Keep Alive Mode, changes
made due to serial interface is not preserved during power down,
but power consumption is reduced relative to the Keep Alive
Mode.
Output Drive Strength
The DC drive strength of the individual clock output can be
programmed for different values. Table 1 shows the typical rise
and fall times for different drive strength settings.
Table 1. Output Drive Strength
Output Drive Strength
Rise/Fall Time (ns)
(Typical Value)
Low
6.8
Mid Low
3.4
Mid High
2.0
High
1.0
Factory Specific Configuration and Custom
Programming
The device is available with factory specific programmed
frequencies as shown in the Ordering Information page. This
factory specific programmed part can be used for the device
evaluation purposes. The CY2542 can be custom programmed
to any desired frequencies and listed features. For customer
specific programming and 2 -wire Serial Interface programmable
memory bitmap definitions, please contact local Cypress Field
Application Engineer (FAE) or sales representative.
Page 5 of 18
CY2542
2-wire Serial Interface
The 2-wire serial interface uses two signals, SDA and SCL, that
operates up to 400 kbits/s in Read or Write mode. The SDA and
SCL timing and data transfer sequence is shown in Figure 2. The
basic Write serial format is as follows:
To enhance the flexibility and function of the clock synthesizer, a
two-signal serial interface is provided. This interface is used to
write (and optionally read) control registers that control various
device functions such as enabling individual clock output buffers.
The registers initialize to their default setting upon power up and
therefore, use of this interface is optional. Clock device registers
are normally changed upon system initialization. Any data written
via serial interface is volatile and is not retained when the device
is powered down.
Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit
Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in
MA+2; ACK; etc. until STOP Bit. The basic serial format is
illustrated in Figure 3.
Figure 2. Data Transfer Sequence on the Serial Bus
SCL
SDA
Address or
Acknowledge
Valid
START
Condition
STOP
Condition
Data may
be changed
Figure 3. Data Frame Architecture
SDA Write
Multiple
Contiguous
Registers
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH+1)
8-bit
Register
Data
(XXH+2)
1 Bit
Slave
ACK
1 Bit
Slave
ACK
8-bit
Register
Data
(FFH)
1 Bit
Slave
ACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
SDA Read
Current
Address
Read Start Signal
SDA Read
Multiple
Contiguous
Registers
1 Bit
Slave
ACK
1 Bit
1 Bit Slave
R/W = 1 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
1 Bit
Master
NACK
8-bit
Register
Data
Stop Signal
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Master
ACK
7-bit
Device
Address
+R/W=1
8-bit
Register
Data
(XXH)
1 Bit
Master
ACK
8-bit
Register
Data
(XXH+1)
1 Bit
Master
ACK
8-bit
Register
Data
(FFH)
1 Bit
Master
ACK
1 Bit
Master
ACK
1 Bit
Master
NACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
Repeated
Start bit
Document Number: 001-72951 Rev. *C
Page 6 of 18
CY2542
Device Address
Data Valid
The device serial interface address is 69H. The device address
is combined with a read/write bit as the LSB and is sent after
each start bit.
Data is valid when the clock is HIGH, and can only be
transitioned when the clock is LOW, as illustrated in Figure 4.
Figure 4. Data Valid and Data Transition Periods
SDAT
tf
tLOW
tr
tSU;DAT
tf
tHD;STA
tr
tBUF
SCLK
tHD;STA
tHD;DAT
S
tSU;STA
tHIGH
tSU;STO
P
Sr
S
Data Frame
Every new data frame is indicated by a start and stop sequence,
as illustrated in Figure 5.
Start Sequence – SDA going LOW when SCL is HIGH indicates
a Start Frame. Every time a start signal is supplied, the next 8-bit
data must be the device address (seven bits) and a R/W bit,
followed by register address (eight bits) and register data (eight
bits).
Stop Sequence – SDA going HIGH when SCL is HIGH indicates
a Stop Frame. A Stop Frame frees the bus to write to another part
on the same bus or to write to another random register address.
Figure 5. Start and Stop Frame
SDA
SCL
Transition
to next Bit
START
STOP
Acknowledge Pulse
During Write Mode, the CY2542 responds with an Acknowledge
pulse after every eight bits. This is done by pulling the SDA line
LOW during the N*9th clock cycle, as illustrated in Figure 6 (N =
the number of bytes transmitted). During Read Mode, the master
generates the acknowledge pulse after reading the data packet.
Figure 6. Frame Format (Device Address, R/W, Register Address, Register Data)
SDA
+
START
SCL
DA6
DA5 DA0
+
R/W
+
Document Number: 001-72951 Rev. *C
ACK
RA7
RA6 RA1
+
+
RA0
ACK
D7
D6
D1
D0
ACK
STOP
+
Page 7 of 18
CY2542
Write Operations
Read Operations
Writing Individual Bytes
Read operations are initiated the same way as Write operations
except that the R/W bit of the slave address is set to ‘1’ (HIGH).
There are three basic read operations: current address read,
random read, and sequential read.
A valid write operation must have a full 8-bit register address
after the device address word from the master, which is followed
by an acknowledge bit from the slave (ACK = 0/LOW). The next
eight bits must contain the data word intended for storage. After
receiving the data word, the slave responds with another
acknowledge bit (ACK = 0/LOW), and the master must end the
write sequence with a STOP condition.
Writing Multiple Bytes
To write multiple bytes at a time, the master must not end the
write sequence with a STOP condition, but instead sends
multiple contiguous bytes of data to be stored. After each byte,
the slave responds with an acknowledge bit, the same as after
the first byte, and accepts data until the acknowledge bit is
responded to by the STOP condition. When receiving multiple
bytes, the CY2542 internally increments the register address.
Current Address Read
The CY2542 has an onboard address counter that retains ‘1’
more than the address of the last word accessed. If the last word
written or read was word ‘n’, then a current address read
operation returns the value stored in location ‘n+1’. When the
CY2542 receives the slave address with the R/W bit set to a ‘1’,
it issues an acknowledge and transmits the 8-bit word. The
master device does not acknowledge the transfer, but generates
a STOP condition, which causes CY2542 to stop transmission.
Random Read
Through random read operations, the master may access any
memory location. To perform this type of read operation, first set
the word address. To do this, send the address to the CY2542
as part of a write operation. After the word address is sent, the
master generates a START condition following the acknowledge.
This terminates the write operation before any data is stored in
the address, but not before the internal address pointer is set.
Next, the master reissues the control byte with the R/W byte set
to ‘1’. The CY2542 then issues an acknowledge and transmits
the 8-bit word. The master device does not acknowledge the
transfer, but generates a STOP condition, which causes the
CY2542 to stop transmission.
Sequential Read
Sequential read operations follow the same process as random
reads except that the master issues an acknowledge instead of
a STOP condition after transmission of the first 8-bit data word.
This action increments the internal address pointer, and
subsequently outputs the next 8-bit data word. By continuing to
issue acknowledges instead of STOP conditions, the master
serially reads the entire contents of the slave device memory.
When the internal address pointer points to the FFH register,
after the next increment, the pointer points to the 00H register.
Serial I2C Programming Interface Timing Specifications
Parameter
Description
Min
Max
Unit
–
400
kHz
fSCLK
Frequency of SCLK
tHD:STA
Hold time START condition
0.6
–
s
tLOW
Low period of the SCLK clock
1.3
–
s
tHIGH
High period of the SCLK clock
0.6
–
s
tSU:STA
Setup time for a repeated START condition
0.6
–
s
tHD:DAT
Data hold time
100
–
ns
tSU:DAT
Data setup time
100
–
ns
tR
Rise time
–
300
ns
tF
Fall time
–
300
ns
tSU:STO
Setup time for STOP condition
0.6
–
s
tBUF
Bus-free time between STOP and START conditions
1.3
–
s
Document Number: 001-72951 Rev. *C
Page 8 of 18
CY2542
Absolute Maximum Conditions
Parameter
Description
Condition
Min
Max
Unit
VDD
Supply voltage
–
–0.5
2.8
V
VDD_CLKX
Supply voltage
–
–0.5
4.4
V
VIN
Input voltage
Relative to VSS
–0.5
2.2
V
TS
Temperature, storage
Non functional
–65
+150
°C
ESDHBM
ESD protection (human body
model)
JEDEC EIA/JESD22-A114-E
2000
–
V
UL-94
Flammability rating
V-0 @1/8 in.
–
10
ppm
MSL
Moisture sensitivity level
–
3
Recommended Operating Conditions
Min
Typ
Max
Unit
VDD
Parameter
VDD operating voltage
Description
1.65
1.80
1.95
V
VDD_CLK_BX
Output driver voltage
1.43
–
3.60
V
CLOAD
Maximum load capacitance
–
–
15
pF
tPU
Power up time for all VDDs to reach minimum specified voltage (power ramps
must be monotonic)
0.05
–
500
ms
TA
Ambient temperature, commercial
0
–
70
°C
Document Number: 001-72951 Rev. *C
Page 9 of 18
CY2542
DC Electrical Specifications
(VDD_CLK_BX = 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V)
Parameter
Description
Conditions
Min
Typ
Max
Unit
–
–
0.4
V
VDD_CLK_BX – 0.4
–
–
V
IOL = 2 mA,
drive strength = [00]
VOL
Output low voltage, CLK pins
IOL = 3 mA,
drive strength = [01]
IOL = 7 mA,
drive strength = [10]
IOL = 12 mA,
drive strength = [11]
IOH = –2 mA,
drive strength = [00]
VOH
Output high voltage, CLK pins
IOH = –3 mA,
drive strength = [01]
IOH = –7 mA,
drive strength = [10]
IOH = –12 mA,
drive strength = [11]
VOLSD
Output low voltage, SDA
–
–
0.4
V
VIL1
Input low voltage of PD#/OE,
SDA and SCL pins
IOL = 4 mA
–
–
0.2*VDD
V
VIL2
Input low voltage of EXCLKIN pin
–
–
0.15
V
VIH1
Input high voltage of PD#/OE,
SDA and SCL pins
0.8*VDD
–
–
V
VIH2
Input high voltage of EXCLKIN
pin
1.6
–
2.2
V
IIL1
Input low current, PD#/OE pin
VIL = 0 V
–
–
10
µA
IIH1
Input high current, PD#/OE pin
VIH = VDD
–
–
10
µA
RDN
Pull-down resistor of clocks
(CLK1-CLK8) in off-state
Clock outputs in off-state by
setting PD# = Low
100
160
250
k
IDD[1, 2]
Supply current
All outputs running,
CLOAD = 0
–
15
–
mA
IDDS[1]
Standby current
PD# = Low, and serial
interface circuit not in Keep
Alive Mode
–
3
–
µA
CIN[2]
Input capacitance
SCL, SDA and PD#/OE
inputs
–
–
7
pF
Notes
1. This parameter is configuration dependent. The specified value is for the drive level setting of [1,1].
2. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs.
Document Number: 001-72951 Rev. *C
Page 10 of 18
CY2542
AC Electrical Specifications
(VDD_CLK_BX = 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V)
Parameter
Description
Conditions
Min
Typ
Max
Unit
FCLK
Clock output frequency
All clock outputs
(for 1.5 V/1.8 V output voltage)
3
–
50
MHz
FCLK
Clock output frequency
All clock outputs
(for 2.5 V/3.0 V/3.3 V output voltage)
3
–
166
MHz
FREF (crystal)
Crystal frequency, XIN
–
8
–
48
MHz
FREF (clock)
Input clock frequency, EXCLKIN
–
1
–
48
MHz
DC
Output clock duty cycle
Duty Cycle is defined in Figure 8 on
page 13; t1/t2,
measured at 50% of VDD_CLK_BX
45
50
55
%
Output clock rise/fall time
Measured from 20% to 80% of
VDD_CLK_BX,
as shown in Figure 9 on page 13,
CLOAD = 15 pF,
drive strength [00]
–
6.8
10.0
ns
Output clock rise/fall time
Measured from 20% to 80% of
VDD_CLK_BX,
as shown in Figure 9 on page 13,
CLOAD = 15 pF,
drive strength [01]
–
3.4
5.0
ns
Output clock rise/fall time
Measured from 20% to 80% of
VDD_CLKX_BX,
as shown in Figure 9 on page 13,
CLOAD = 15 pF,
drive strength [10]
–
2.0
3.0
ns
Output clock rise/fall time
Measured from 20% to 80% of
VDD_CLKX_BX,
as shown in Figure 9 on page 13,
CLOAD = 15 pF,
drive strength [11]
–
1.0
1.5
ns
TCCJ[3, 4]
Cycle-to-cycle jitter
EXCLKIN = CLKx = 48 MHz,
CLOAD = 15 pF,
4 PLLs and 1 output for each PLL
enabled,
drive strength = [11]
–
150
–
ps
TLOCK[4]
PLL Lock time
–
1
3
ms
TRF1[4]
TRF2[4]
TRF3[4]
TRF4[4]
–
Notes
3. This parameter is configuration dependent. The specified value is for the drive level setting of [1,1].
4. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs.
Document Number: 001-72951 Rev. *C
Page 11 of 18
CY2542
Recommended Crystal Specification
For SMD Package
Parameter
Description
Range 1
MO
Mode of operation
Fmin
Minimum frequency
Fmax
R1
C0
Shunt capacitance
4
CL
Parallel load capacitance
18
DL(max)
Maximum crystal drive level
300
Range 2
Range 3
Unit
Fundamental
8
14
28
MHz
Maximum frequency
14
28
48
MHz
Motional resistance (ESR)
135
50
30
4
2
pF
14
12
pF
300
300
µW
Range 2
Range 3
Unit
Recommended Crystal Specification
For Thru-Hole Package
Parameter
Description
Range 1
MO
Mode of operation
Fundamental
Fmin
Minimum frequency
8
14
24
MHz
Fmax
Maximum frequency
14
24
32
MHz
R1
Motional resistance (ESR)
90
50
30
C0
Shunt capacitance
7
7
7
pF
CL
Parallel load capacitance
DL(max)
Maximum crystal drive level
18
12
12
pF
1000
1000
1000
µW
Test and Measurement Setup
Figure 7. Test and Measurement Setup
VDD
Outputs
0.1 F
DUT
CLOAD
GND
Document Number: 001-72951 Rev. *C
Page 12 of 18
CY2542
Voltage and Timing Definitions
Figure 8. Duty Cycle Definition
t1
t2
V
DD_CLK_BX
50% of V
Clock
Output
DD_CLK_BX
0V
Figure 9. Rise Time = TRF, Fall Time = TRF
TRF
TRF
V
DD_CLKX_BX
80% of V
Clock
Output
Document Number: 001-72951 Rev. *C
DD_CLK_BX
20% of V
DD_CLKX_BX
0V
Page 13 of 18
CY2542
Ordering Information
All product offerings are factory programmed customer specific devices with customized part numbers. Table 2 shows the available
device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.
Table 2. Possible Configurations
Part Number[5]
Type
VDD (V)
Production Flow
Pb-free, 24-pin QFN 2.49 x 2.49 E-Pad (Punch) package (51-85203) parts are in End of life and are not recommended for new
design
CY2542Cxxx
24-pin QFN 2.49 x 2.49 E-Pad
(Punch)
VDD = 1.8 V
VDD_CLK_Bx =
1.5/1.8/2.5/3.0/3.3 V
Commercial
CY2542CxxxT
24-pin QFN 2.49 x 2.49 E-Pad
(Punch) - Tape and Reel
VDD = 1.8 V
VDD_CLK_Bx =
1.5/1.8/2.5/3.0/3.3 V
Commercial
Pb-free, 24-pin QFN 2.65 x 2.65 E-Pad (Sawn) package (001-13937) parts are in production
CY2542QCxxx
24-pin QFN 2.65 x 2.65 E-Pad
(Sawn)
VDD = 1.8 V
VDD_CLK_Bx =
1.5/1.8/2.5/3.0/3.3 V
Commercial
CY2542QCxxxT
24-pin QFN 2.65 x 2.65 E-Pad
(Sawn) - Tape and Reel
VDD = 1.8 V
VDD_CLK_Bx =
1.5/1.8/2.5/3.0/3.3 V
Commercial
Ordering Code Definitions
CY 2542
X
C
XXX
(T)
T = Tape and Reel
Three digit numeric custom configuration code
Temperature Range: C = Commercial
Package Type: X = Blank or Q
Blank = 24-pin QFN (Pb-Free) 2.49 2.49 E-pad (Punch Type);
Q = 24-pin QFN (Pb-Free) 2.65 2.65 E-pad (Sawn type)
Base Part Number
Company Code: CY = Cypress
Note
5. xx indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or sales representative.
Document Number: 001-72951 Rev. *C
Page 14 of 18
CY2542
Package Diagrams
Figure 10. 24-pin QFN (4 4 mm) LF24A/LY24A (2.49 2.49 E-Pad (Subcon Punch Type Pkg.)) Package Outline, 51-85203
51-85203 *D
Figure 11. 24L QFN (4 4 0.55 mm) LQ24A (2.65 2.65 E-Pad (SAWN)) Package Outline, 001-13937
001-13937 *F
Document Number: 001-72951 Rev. *C
Page 15 of 18
CY2542
Acronyms
Document Conventions
Table 3. Acronyms Used in this Document
Units of Measure
Acronym
Description
Table 4. Units of Measure
EMI
Electromagnetic Interference
FAE
Field Application Engineer
°C
degree Celsius
OE
Output Enable
kHz
kilohertz
PLL
Phase Locked Loop
k
kilo ohm
QFN
Quad Flat No-lead
MHz
megahertz
SSC
Spread Spectrum Clock
µA
microampere
µs
microsecond
µW
microwatt
mA
milliampere
mm
millimeter
ms
millisecond
ns
nanosecond
ohm
Document Number: 001-72951 Rev. *C
Symbol
Unit of Measure
ppm
parts per million
%
percent
pF
picofarad
ps
picosecond
V
volt
Page 16 of 18
CY2542
Document History Page
Document Title: CY2542, Quad PLL Programmable Spread Spectrum Clock Generator with 2 Wire Serial Interface and
Frequency Select
Document Number: 001-72951
Rev.
ECN No.
Submission
Date
Orig. of
Change
**
3378470
11/14/2011
PURU
New datasheet.
PURU
Removed SSON pin related information in all instances across the document.
Replaced “I2C Serial Interface” with “2-wire Serial Interface” in all instances
across the document.
Updated Logic Block Diagram.
TAVA
Updated 2-wire Serial Interface:
Updated Figure 3.
Updated Package Diagrams: spec 51-85203 – Changed revision from *C to *D.
Updated to new template.
Completing Sunset Review.
TAVA
Updated to new template.
Updated Figure 4.
Added Serial I2C Programming Interface Timing Specifications.
Removed “2-wire Serial Programming Interface Timing Specifications” table.
Updated Ordering Information.
Added Figure 11 (spec 001-13937 Rev. *F) in Package Diagrams.
*A
*B
*C
3507333
4580483
5258614
01/30/2012
12/11/2014
05/18/2016
Document Number: 001-72951 Rev. *C
Description of Change
Page 17 of 18
CY2542
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
PSoC® Solutions
Products
ARM® Cortex® Microcontrollers
Automotive
cypress.com/arm
cypress.com/automotive
Clocks & Buffers
Interface
Lighting & Power Control
Memory
cypress.com/clocks
Cypress Developer Community
Forums | Projects | Video | Blogs | Training | Components
cypress.com/interface
cypress.com/powerpsoc
cypress.com/memory
PSoC
Technical Support
cypress.com/support
cypress.com/psoc
Touch Sensing
cypress.com/touch
USB Controllers
Wireless/RF
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
cypress.com/usb
cypress.com/wireless
© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United
States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 001-72951 Rev. *C
Revised May 18, 2016
Page 18 of 18
MoBL is a registered trademark of Cypress Semiconductor Corporation.
Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided
that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.