Atmel AT24C04C and Atmel AT24C08C I2C-Compatible, (2-wire) Serial EEPROM 4-Kbit (512 x 8), 8-Kbit (1024 x 8) DATASHEET Standard Features Low-voltage and standard-voltage operation VCC = 1.7V to 5.5V Internally organized as 512 x 8 (4K), or 1024 x 8 (8K) I2C-compatible (2-wire) serial interface Schmitt Trigger, filtered inputs for noise suppression Bidirectional data transfer protocol 1MHz (2.5V, 2.7V, 5V), 400kHz (1.7V) compatibility Write Protect pin for hardware data protection 16-byte Page Write mode Partial page writes allowed Self-timed write cycle (5ms max) High-reliability Endurance: 1 million write cycles Data retention: 100 years Green package options (Pb/Halide-free/RoHS compliant) 8-lead PDIP, 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN, 5-lead SOT23, and 8-ball VFBGA Die options: wafer form and tape and reel Description The Atmel® AT24C04C and AT24C08C provides 4096/8192 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 512/1024 words of eight bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. AT24C04C/08C is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 5-lead SOT23, and 8-ball VFBGA packages and is accessed via a 2-wire serial interface. 8787B–SEEPR–5/12 Table 1. Pin Configuration Pin Name NC No Connect A1 Address input (4K only) A2 Address input SDA Serial data SCL Serial clock input WP Write protect GND Ground VCC Power supply Note: 1. 8-lead PDIP Function For use of 5-lead SOT23, the software A2 and A1 bits in the device address word must be set to zero to properly communicate. 8-lead SOIC 1 8 VCC NC 1 8 VCC A1/NC 2 7 WP A1/NC 2 7 WP A2 3 6 SCL A2 3 6 SCL GND 4 5 SDA GND 4 5 SDA NC 8-lead UDFN 8-lead TSSOP NC 1 8 VCC VCC 8 1 NC A1/NC 2 7 WP WP 7 2 A1/NC A2 3 6 SCL SCL 6 GND 4 5 SDA SDA 5 3 A2 4 GND Bottom View 8-ball VFBGA 5-lead SOT23 SCL 1 GND 2 SDA 3 5 4 WP VCC 8 1 WP 7 2 A1/NC SCL 6 3 A2 SDA 5 4 GND VCC NC Bottom View Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 2 Absolute Maximum Ratings Operating Temperature ........................–55C to +125C Storage Temperature ...........................–65C to +150C Voltage on any pin with respect to ground .............................–1.0V to +7.0V Maximum Operating Voltage ................................. 6.25V DC Output Current................................................ 5.0mA 2. *Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Block Diagram VCC GND WP Start Stop Logic SCL SDA Serial Control Logic Device Address Comparator High Voltage Pump & Timing Data Latches COMP Read/Write A2 Enable Load INC Data Word ADDR/Counter A1 Row Decoder 1. EEPROM Array Column Decoder Serial MUX DOUT / ACK Logic DIN DOUT Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 3 3. Pin Description Serial Clock (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device. Serial Data (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices. Device/Page Addresses (A2 and A1): The AT24C04C uses the A2 and A1 inputs for hard wire addressing allowing a total of four 4K devices to be addressed on a single bus system. Pin 1 is a no connect and can be connected to ground (see Section 6. “Device Addressing” on page 10). The AT24C08C only uses the A2 input for hardware addressing and a total of two 8K devices may be addressed on a single bus system. The A0 and A1 pins are no connects and can be connected to ground (see Section 6. “Device Addressing” on page 10). Write Protect (WP): AT24C04C/08C has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to Ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in Table 3-1. Table 3-1. Write Protect Part of the Array Protected WP Pin Status Atmel AT24C04C/08C At VCC Full array At GND Normal read/write operations Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 4 4. Memory Organization Atmel AT24C04C, 4K Serial EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9-bit data word address for random word addressing. Atmel AT24C08C, 8K Serial EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10-bit data word address for random word addressing. Table 4-1. Pin Capacitance(1) Applicable over recommended operating range from TA = 25°C, f = 1.0MHz, VCC = +1.7V to +5.5V Symbol Test Condition CI/O CIN Note: 1. Table 4-2. Max Units Conditions Input/Output capacitance (SDA) 8 pF VI/O = 0V Input capacitance (A0, A1, A2, SCL) 6 pF VIN = 0V This parameter is characterized and is not 100% tested. DC Characteristics Applicable over recommended operating range from: TAI = –40°C to +85°C, VCC = +1.7V to +5.5V (unless otherwise noted) Symbol Parameter Max Units VCC1 Supply Voltage 1.7 5.5 V VCC2 Supply Voltage 4.5 5.5 V ICC Supply Current VCC = 5.0V Read at 100kHz 0.4 1.0 mA ICC Supply Current VCC = 5.0V Write at 100kHz 2.0 3.0 mA ISB1 Standby Current VCC = 1.7V VIN = VCC or VSS 1.0 μA ISB2 Standby Current VCC = 5.5V VIN = VCC or VSS 6.0 μA ILI Input Leakage Current VIN = VCC or VSS 0.10 3.0 μA ILO Output Leakage Current VOUT = VCC or VSS 0.05 3.0 μA VIL Input Low Level(1) –0.6 VCC x 0.3 V VIH Input High Level(1) VCC x 0.7 VCC + 0.5 V VOL2 Output Low Level VCC = 3.0V IOL = 2.1mA 0.4 V VOL1 Output Low Level VCC = 1.7V IOL = 0.15mA 0.2 V Note: 1. Test Condition Min Typ VIL min and VIH max are reference only and are not tested. Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 5 Table 4-3. AC Characteristics Applicable over recommended operating range from TAI = –40C to +85C, VCC = +1.7V to +5.5V, CL = 1TTL Gate and 100pF (unless otherwise noted) 1.7V Min 2.5V, 2.7V, 5.0V Symbol Parameter Max Min fSCL Clock Frequency, SCL tLOW Clock Pulse Width Low 1.2 0.4 μs tHIGH Clock Pulse Width High 0.6 0.4 μs tI Noise Suppression Time tAA Clock Low to Data Out Valid 0.1 tBUF Time the bus must be free before a new transmission can start. 1.2 0.5 μs tHD.STA Start Hold Time 0.6 0.25 μs tSU.STA Start Setup Time 0.6 0.25 μs tHD.DAT Data In Hold Time 0 0 μs tSU.DAT Data In Setup Time 100 100 ns 400 100 (1) 0.9 0.05 Max Units 1000 kHz 50 ns 0.55 μs tR Inputs Rise Time tF Inputs Fall Time(1) tSU.STO Stop Setup Time 0.6 .25 μs tDH Data Out Hold Time 50 50 ns tWR Write Cycle Time Endurance(1) 3.3V, +25C, Page Mode Note: 1. 0.3 0.3 μs 300 100 ns 5 1 Million 5 ms Write Cycles This parameter is ensured by characterization only. Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 6 5. Device Operation Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 5-4 on page 9). Data changes during SCL high periods will indicate a Start or Stop condition as defined below. Start Condition: A high-to-low transition of SDA with SCL high is a Start condition which must precede any other command (see Figure 5-5 on page 9). Stop Condition: A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop command will place the EEPROM in a standby power mode (see Figure 5-5 on page 9). Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in eight bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle. Standby Mode: The Atmel AT24C04/08C features a low-power standby mode which is enabled: Upon power-up After the receipt of the Stop bit and the completion of any internal operations 2-wire Software Reset: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps: 1. Create a start bit condition 2. Clock nine cycles 3. Create another start bit followed by stop bit condition as shown below. The device is ready for next communication after above steps have been completed. Figure 5-1. Software Reset Dummy Clock Cycles SCL 1 Start Bit 2 3 8 9 Start Bit Stop Bit SDA Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 7 Figure 5-2. Bus Timing SCL: Serial Clock, SDA: Serial Data I/O tHIGH tF tR tLOW SCL tSU.STA tLOW tHD.STA tHD.DAT tSU.DAT tSU.STO SDA IN tAA tDH tBUF SDA OUT Figure 5-3. Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th bit ACK WORDn (1) tWR Stop Condition Notes: 1. Start Condition The write cycle time tWR is the time from a valid Stop condition of a write sequence to the end of the internal clear/write cycle. Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 8 Figure 5-4. Data Validity SDA SCL Data Stable Data Stable Data Change Figure 5-5. Start and Stop Definition SDA SCL Start Stop Figure 5-6. Output Acknowledge 1 SCL 8 9 DATA IN DATA OUT Start Acknowledge Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 9 6. Device Addressing Standard EEPROM Access: The 4K and 8K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consists of a mandatory “1010” (0xA) sequence for the first four Most Significant Bits (MSB) as shown in Figure 8-1 on page 11. This is common to all the EEPROM devices. The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a memory page address bit. The two device address bits must compare to their corresponding hard-wired input pins. The A0 pin is no connect. The 8K EEPROM only uses the A2 device address bit with the next two bits being for memory page addressing. The A2 address bit must compare to its corresponding hard-wired input pin. The A1 and A0 pins are no connect. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state. For the SOT23 package offering, the 4K EEPROM software A2 and A1 bits in the device address word must be set to zero to properly communicate. The 8K EEPROM software A2 bit in the device address word must be set to zero to properly communicate. 7. Write Operations Byte Write: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a Stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8-2 on page 11). Page Write: The 4K and 8K EEPROM devices are capable of a 16-byte Page Write. A Page Write is initiated in the same way as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the Page Write sequence with a Stop condition (see Figure 8-3 on page 12). The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will “roll over” and previous data will be overwritten. Acknowledge Polling: Once the internally timed write cycle has started and the EEPROM inputs are disabled, Acknowledge Polling can be initiated. This involves sending a Start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue. Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 10 8. Read Operations Read operations are initiated in the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: Current Address Read, Random Address Read, and Sequential Read. Current Address Read: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address “roll over” during read is from the last byte of the last memory page to the first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 8-4 on page 12). Random Read: A random read requires a “dummy” byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a Current Address Read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-5 on page 12). Sequential Read: Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an Acknowledge. As long as the EEPROM receives an Acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will “roll over” and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a following Stop condition (see Figure 8-6 on page 12). Figure 8-1. Device Address Density Access Area Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 4K EEPROM 1 0 1 0 A2 A1 P0 R/W 8K EEPROM 1 0 1 0 A2 P1 P0 R/W MSB LSB Figure 8-2. Byte Write Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 11 Figure 8-3. Page Write Figure 8-4. Current Address Read Figure 8-5. Random Read Figure 8-6. Sequential Read Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 12 9. Ordering Code Detail AT 2 4 C 0 4 C - S S H M - B Atmel Designator Shipping Carrier Option B or blank = Bulk (tubes) T = Tape and reel Product Family 24C = Standard Serial EEPROM Operating Voltage M = 1.7V to 5.5V Package Device Grade or Wafer/Die Thickness Device Density 04 = 4K 08 = 8K Device Revision H = Green, NiPdAu lead finish, Industrial temperature range (-40˚C to +85˚C) U = Green, matte Sn lead finish, Industrial temperature range (-40˚C to +85˚C) 11 = 11mil wafer thickness Package Option P = PDIP SS = JEDEC SOIC X = TSSOP MA = UDFN ST = SOT23 C = VFBGA WWU = Wafer unsawn WDT = Die in tape and reel Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 13 10. Product Markings AT24C04C and AT24C08C: Package Marking Information 8-lead PDIP 8-lead TSSOP 8-lead SOIC ATMLUYWW ###M @ AAAAAAAA ATHYWW ###M @ AAAAAAA ATMLHYWW ###M @ AAAAAAAA 5-lead SOT-23 8-lead UDFN 8-ball VFBGA 2.0 x 3.0 mm Body 1.5 x 2.0 mm Body ###MU ### [email protected] YXX Note 1: Top Mark ###U YMXX YMXX Bottom Mark PIN 1 designates pin 1 Note 2: Package drawings are not to scale Catalog Number Truncation AT24C04C Truncation Code ###: 04C AT24C08C Truncation Code ###: 08C Date Codes Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Voltages 6: 2016 7: 2017 8: 2018 9: 2019 M = Month A: January B: February ... L: December WW = Work Week of Assembly 02: Week 2 04: Week 4 ... 52: Week 52 Country of Assembly Lot Number @ = Country of Assembly AAA...A = Atmel Wafer Lot Number Trace Code M: 1.7V min Grade/Lead Finish Material U: Industrial/Matte Tin H: Industrial/NiPdAu Atmel Truncation XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ AT: Atmel ATM: Atmel ATML: Atmel 5/01/12 TITLE Package Mark Contact: [email protected] 24C04-08CSM, AT24C04C and AT24C08C Package Marking Information DRAWING NO. REV. 24C04-08CSM B Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 14 11. Ordering Codes 11.1 Atmel AT24C04C Ordering Information Ordering Code AT24C04C-PUM (Bulk Form Only) AT24C04C-SSHM-B(1) (NiPdAu Lead Finish) AT24C04C-SSHM-T(2) (NiPdAu Lead Finish) AT24C04C-XHM-B(1) (NiPdAu Lead Finish) AT24C04C-XHM-T(2) (NiPdAu Lead Finish) Package 8X AT24C04C-STUM-T(2) 5TS1 AT24C04C-WWU11(3) Notes: 1. 2. 3. 1.7V to 5.5V Lead-free/Halogen-free/ Industrial Temperature (–40C to 85C) 1.7V to 5.5V Industrial Temperature (–40C to 85C) 8S1 8MA2 AT24C04C-CUM-T Operation Range 8P3 AT24C04C-MAHM-T(2) (NiPdAu Lead Finish) (2) Voltage 8U3-1 Die Sale B = Bulk T = Tape and reel SOIC = 4K per reel TSSOP, UDFN, SOT23, and VFBGA = 5K per reel For Wafer sales, please contact Atmel Sales. Package Type 8P3 8-lead, 0.300" wide, Plastic Dual Inline (PDIP) 8S1 8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8X 8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP) 8MA2 8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Plastic Ultra Thin Dual Flat No Lead (UDFN) 5TS1 5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23) 8U3-1 8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, Die Ball Grid Array (VFBGA) Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 15 11.2 Atmel AT24C08C Ordering Information Ordering Code AT24C08C-PUM (Bulk form only) AT24C08C-SSHM-B(1) (NiPdAu Lead Finish) AT24C08C-SSHM-T(2) (NiPdAu Lead Finish) AT24C08C-XHM-B(1) (NiPdAu Lead Finish) AT24C08C-XHM-T(2) (NiPdAu Lead Finish) AT24C08C-MAHM-T(2) (NiPdAu Lead Finish) (2) Package 8X Lead-free/Halogen-free/ Industrial Temperature (–40C to 85C) 1.7V to 5.5V Industrial Temperature (–40C to 85C) 8MA2 AT24C08C-CUM-T(2) 8U3-1 AT24C08C-WWU11(3) Die Sale 3. 1.7V to 5.5V 8S1 5TS1 2. Operation Range 8P3 AT24C08C-STUM-T Notes: 1. Voltage B = Bulk T = Tape and reel SOIC = 4K per reel TSSOP, UDFN, SOT23, and VFBGA = 5K per reel For Wafer sales, please contact Atmel Sales. Package Type 8P3 8-lead, 0.300" wide, Plastic Dual Inline (PDIP) 8S1 8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8X 8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP) 8MA2 8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Plastic Ultra Thin Dual Flat No Lead (UDFN) 5TS1 5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23) 8U3-1 8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, Die Ball Grid Array (VFBGA) Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 16 12. Packaging Information 8P3 – PDIP E 1 E1 N Top View c eA End View COMMON DIMENSIONS (Unit of Measure = inches) D e D1 A2 A SYMBOL MIN MAX NOM A b2 b3 b 4 PLCS Side View L NOTE 2 A2 0.115 0.130 0.195 b 0.014 0.018 0.022 5 b2 0.045 0.060 0.070 6 b3 0.030 0.039 0.045 6 c 0.008 0.010 0.014 D 0.355 0.365 0.400 D1 0.005 E 0.300 0.310 0.325 4 E1 0.240 0.250 0.280 3 0.150 2 0.100 BSC eA 0.300 BSC 0.115 3 3 e L Notes: 0.210 0.130 4 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch. 4. E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 06/21/11 Package Drawing Contact: [email protected] TITLE GPC DRAWING NO. 8P3, 8-lead, 0.300” Wide Body, Plastic Dual In-line Package (PDIP) PTC 8P3 Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 REV. D 17 12.1 8S1 – JEDEC SOIC C 1 E E1 L N Ø TOP VIEW END VIEW e b COMMON DIMENSIONS (Unit of Measure = mm) A A1 D SIDE VIEW Notes: This drawing is for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. SYMBOL MIN A 1.35 NOM MAX – 1.75 A1 0.10 – 0.25 b 0.31 – 0.51 C 0.17 – 0.25 D 4.80 – 5.05 E1 3.81 – 3.99 E 5.79 – 6.20 e NOTE 1.27 BSC L 0.40 – 1.27 Ø 0° – 8° 6/22/11 TITLE Package Drawing Contact: 8S1, 8-lead (0.150” Wide Body), Plastic Gull [email protected] Wing Small Outline (JEDEC SOIC) GPC SWB DRAWING NO. REV. 8S1 G Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 18 12.2 8X – TSSOP C 1 Pin 1 indicator this corner E1 E L1 H N L Top View End View A b A1 e COMMON DIMENSIONS (Unit of Measure = mm) A2 Side View Notes: MIN NOM MAX A - - 1.20 A1 0.05 - 0.15 SYMBOL D 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and E1 to be determined at Datum Plane H. NOTE A2 0.80 1.00 1.05 D 2.90 3.00 3.10 2, 5 E 6.40 BSC E1 4.30 4.40 4.50 3, 5 b 0.19 – 0.30 4 e L 0.65 BSC 0.45 L1 C 0.60 0.75 1.00 REF 0.09 - 0.20 12/8/11 TITLE GPC Package Drawing Contact: 8X, 8-lead 4.4mm Body, Plastic Thin [email protected] Shrink Small Outline Package (TSSOP) TNR DRAWING NO. 8X Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 REV. E 19 12.3 8MA2 - UDFN E 1 8 Pin 1 ID 2 7 3 6 4 5 D C A2 A A1 E2 COMMON DIMENSIONS (Unit of Measure = mm) b (8x) SYMBOL 8 1 7 2 Pin#1 ID D2 6 3 5 4 e (6x) K L (8x) 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc. 2. The terminal #1 ID is a laser-marked feature. 3. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area. 2.00 BSC E 3.00 BSC D2 1.40 1.50 1.60 E2 1.20 1.30 1.40 A 0.50 0.55 0.60 A1 0.0 0.02 0.05 A2 – – 0.55 C R NOTE 0.152 REF 0.30 e 0.35 0.40 0.50 BSC b 0.18 0.25 0.30 K 0.20 – – 3 7/15/11 TITLE Package Drawing Contact: [email protected] MAX NOM D L Notes: MIN GPC 8MA2, 8-pad, 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat No Lead Package (UDFN) YNZ DRAWING NO. 8MA2 Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 REV. B 20 12.4 5TS1 – SOT23 e1 5 C 4 E1 CL E L1 1 3 2 End View Top View b A2 SEATING PLANE e A A1 COMMON DIMENSIONS (Unit of Measure = mm) D Side View SYMBOL Notes: 1. Dimensions D does not include mold flash, protrusions or gate burrs. Mold flash protrusions or gate burrs shall not exceed 0.15mm per end. Dimensions E1 does not include interlead flash or protrusion. Interlead flasg or protrusion shall not exceed 0.15mm per side. 2. The package top may be smaller than the package bottom. Dimensions D and E1 are deteremined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body. 3. These dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 4. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall be 0.80mm total in excess of the “b” dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and an adjacent lead shall not be less than 0.07mm. 5. This drawing is for general information only. Refer to JEDEC Drawing MO-193, Variation AB for additional information. MIN NOM MAX A – – 1.10 A1 0.00 – 0.10 A2 0.70 0.90 1.00 c 0.08 – 0.20 NOTE 3 D 2.90 BSC 1, 2 E 2.80 BSC 1, 2 E1 1.60 BSC 1, 2 L1 0.60 REF e 0.95 BSC e1 1.90 BSC b 0.30 – 0.50 3, 4 11/05/08 TITLE GPC 5TS1, 5-lead, 1.60mm Body, Plastic Thin Package Drawing Contact: package[email protected] Shrink Small Outline Package (Shrink SOT) TSZ DRAWING NO. REV. 5TS1 B Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 21 12.5 8U3-1 – VFBGA E D 2. b PIN 1 BALL PAD CORNER A1 A2 TOP VIEW A SIDE VIEW PIN 1 BALL PAD CORNER 3 2 1 4 d (d1) 8 7 6 5 COMMON DIMENSIONS (Unit of Measure - mm) e (e1) SYMBOL MIN NOM MAX BOTTOM VIEW A 0.73 0.79 0.85 8 SOLDER BALLS A1 0.09 0.14 0.19 A2 0.40 0.45 0.50 Notes: b 0.20 0.25 0.30 1. This drawing is for general information only. D 2. Dimension ‘b’ is measured at maximum solder ball diameter. 3. Solder ball composition shall be 95.5Sn-4.0Ag-.5Cu. NOTE 2 1.50 BSC E 2.0 BSC e 0.50 BSC e1 0.25 REF d 1.00 BSC d1 0.25 REF 3/27/12 Package Drawing Contact: [email protected] TITLE GPC DRAWING NO. 8U3-1, 8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, VFBGA Package GXU 8U3-1 Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 REV. E 22 13. Revision History Doc. Rev. Date Comments Removed preliminary status. Removed A0 signal from the block diagram. ISB2 parameter measured at 5.5V. In AC Characteristics table, changed 1.7V, 2.5V, 2.7V to 1.7 and 5.0V to 2.5V, 2.7V, 5.0V. 8787B 05/2012 Increased tI maximum value from 50ns to 100ns. Endurance parameter is studied at 3.3V, to +25C, Page mode. Removed Serial Number Read from read operations. Updated product markings. Updated 8X and 8U3-1 package drawings. Updated template. 8787A 10/2011 Initial document release. Atmel AT24C04C/08C [DATASHEET] 8787B–SEEPR–5/12 23 Atmel Corporation 2325 Orchard Parkway Atmel Asia Limited Unit 01-5 & 16, 19F Atmel Munich GmbH Business Campus Atmel Japan G.K. 16F Shin-Osaki Kangyo Bldg San Jose, CA 95131 BEA Tower, Millennium City 5 Parkring 4 1-6-4 Osaki, Shinagawa-ku USA 418 Kwun Tong Roa D-85748 Garching b. Munich Tokyo 141-0032 Tel: (+1) (408) 441-0311 Kwun Tong, Kowloon GERMANY JAPAN Fax: (+1) (408) 487-2600 HONG KONG Tel: (+49) 89-31970-0 Tel: (+81) (3) 6417-0300 www.atmel.com Tel: (+852) 2245-6100 Fax: (+49) 89-3194621 Fax: (+81) (3) 6417-0370 Fax: (+852) 2722-1369 © 2012 Atmel Corporation. All rights reserved. / Rev.: 8787B–SEEPR–5/12 Atmel®, Atmel logo and combinations thereof, RapidS™, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.