CY7C1024DV33 3-Mbit (128K × 24) Static RAM Features Functional Description ■ High speed ❐ tAA = 10 ns ■ Low active power ❐ ICC = 175 mA at f = 100 MHz ■ Low CMOS standby power ❐ ISB2 = 25 mA The CY7C1024DV33 is a high performance CMOS static RAM organized as 128 K words by 24 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected. To write to the device, enable the chip (CE1 LOW, CE2 HIGH, and CE3 LOW), while forcing the Write Enable (WE) input LOW. To read from the device, enable the chip by taking CE1 LOW, CE2 HIGH, and CE3 LOW while forcing the Output Enable (OE) LOW and the Write Enable (WE) HIGH. See the Truth Table on page 7 for a complete description of Read and Write modes. ■ Operating voltages of 3.3 ± 0.3 V ■ 2.0 V data retention ■ Automatic power-down when deselected ■ Transistor-transistor logic (TTL) compatible inputs and outputs ■ Easy memory expansion with CE1, CE2, and CE3 features ■ Available in Pb-free standard 119-ball PBGA The 24 I/O pins (I/O0 to I/O23) are placed in a high impedance state when the device is deselected (CE1 HIGH, CE2 LOW, or CE3 HIGH) or when the output enable (OE) is HIGH during a write operation. (CE1 LOW, CE2 HIGH, CE3 LOW, and WE LOW). For a complete list of related documentation, click here. Logic Block Diagram 128K x 24 ARRAY COLUMN DECODER I/O0 – I/O23 SENSE AMPS A(9:0) ROW DECODER INPUT BUFFER CONTROL LOGIC CE1, CE2, CE3 WE OE A(16:10) Cypress Semiconductor Corporation Document Number: 001-08353 Rev. *G • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised November 28, 2014 CY7C1024DV33 Selection Guide Description –10 Unit Maximum access time 10 ns Maximum operating current 175 mA Maximum CMOS standby current 25 mA Pin Configuration Figure 1. 119-Ball PBGA Top View [1] 1 2 3 4 5 6 7 A NC A A A A A NC B NC A A CE1 A A NC C I/O12 NC CE2 NC CE3 NC I/O0 D I/O13 VDD VSS VSS VSS VDD I/O1 E I/O14 VSS VDD VSS VDD VSS I/O2 F I/O15 VDD VSS VSS VSS VDD I/O3 G I/O16 VSS VDD VSS VDD VSS I/O4 H I/O17 VDD VSS VSS VSS VDD I/O5 J NC VSS VDD VSS VDD VSS NC K I/O18 VDD VSS VSS VSS VDD I/O6 L I/O19 VSS VDD VSS VDD VSS I/O7 M I/O20 VDD VSS VSS VSS VDD I/O8 N I/O21 VSS VDD VSS VDD VSS I/O9 P I/O22 VDD VSS VSS VSS VDD I/O10 R I/O23 NC NC NC NC NC I/O11 T NC A A WE A A NC U NC A A OE A A NC Note 1. NC pins are not connected on the die. Document Number: 001-08353 Rev. *G Page 2 of 12 CY7C1024DV33 Maximum Ratings DC input voltage [2] .............................. –0.5 V to VCC + 0.5 V Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Current into outputs (LOW) ......................................... 20 mA Storage temperature ................................ –65C to +150 C (MIL-STD-883, method 3015) Ambient temperature with power applied ........................................... –55C to +125 C Latch-up current ...................................................... >200 mA Static discharge voltage............. ...............................>2001 V Operating Range Supply Voltage on VCC Relative to GND [2] ..–0.5 V to +4.6 V DC Voltage Applied to Outputs in high Z state [2] .................................. –0.5 V to VCC + 0.5 V Range Ambient Temperature VCC Industrial –40 C to +85 C 3.3 V 0.3 V DC Electrical Characteristics Over the Operating Range Parameter Description Test Conditions [3] VOH Output HIGH voltage Min VCC, IOH = –4.0 mA VOL Output LOW voltage Min VCC, IOL = 8.0 mA VIH Input HIGH voltage VIL[2] Input LOW voltage IIX Input leakage current GND < VIN < VCC IOZ Output leakage current GND < VOUT < VCC, output disabled ICC –10 Min Unit Max 2.4 V 0.4 V 2.0 VCC + 0.3 V –0.3 0.8 V –1 +1 A –1 +1 A VCC operating supply current Max VCC, f = fMAX = 1/tRC IOUT = 0 mA CMOS levels 175 mA ISB1 Automatic CE power-down current —TTL inputs Max VCC, CE > VIH VIN > VIH or VIN < VIL, f = fMAX 30 mA ISB2 Automatic CE power-down current — CMOS inputs Max VCC, CE > VCC – 0.3 V, VIN > VCC – 0.3 V, or VIN < 0.3 V, f = 0 25 mA Capacitance Tested initially and after any design or process changes that may affect these parameters. Parameter Description CIN Input capacitance COUT I/O capacitance Test Conditions TA = 25 C, f = 1 MHz, VCC = 3.3 V Max Unit 8 pF 10 pF 119-Ball PBGA Unit 20.31 C/W 8.35 C/W Thermal Resistance Tested initially and after any design or process changes that may affect these parameters. Parameter Description JA Thermal resistance (junction to ambient) JC Thermal resistance (junction to case) Test Conditions Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board Notes 2. VIL (min) = –2.0 V and VIH(max) = VCC + 2 V for pulse durations of less than 20 ns. 3. CE refers to a combination of CE1, CE2, and CE3. CE is LOW when CE1, CE3 are LOW and CE2 is HIGH. CE is HIGH when CE1 is HIGH, or CE2 is LOW, or CE3 is HIGH. Document Number: 001-08353 Rev. *G Page 3 of 12 CY7C1024DV33 AC Test Loads and Waveforms The AC test loads and waveform diagram follows. Figure 2. AC Test Loads and Waveform[4] 50 OUTPUT Z0 = 50 R1 317 3.3 V VTH = 1.5 V OUTPUT 30 pF* R2 351 5 pF* *Including jig (a) and scope (b) *Capacitive Load consists of all components of the test environment All input pulses 3.0 V 90% 10% GND 90% 10% Fall Time:> 1V/ns Rise Time > 1V/ns (c) AC Switching Characteristics Over the Operating Range [5] Parameter Description –10 Min Max Unit Read Cycle tpower[6] VCC(Typical) to the first access 100 – s tRC Read cycle time 10 – ns tAA Address to data valid – 10 ns tOHA Data hold from address change 3 – ns – 10 ns – 5 ns 1 – ns – 5 ns 3 – ns – 5 ns 0 – ns – 10 ns tACE CE active LOW to data valid tDOE OE LOW to data valid tLZOE tHZOE OE LOW to low Z [3] [7] OE HIGH to high Z [7] [3, 7] tLZCE CE active LOW to low Z tHZCE CE deselect HIGH to high Z [3, 7] tPU tPD CE active LOW to power-up [3, 8] CE deselect HIGH to power-down [3, 8] Notes 4. Valid SRAM operation does not occur until the power supplies have reached the minimum operating VDD (3.0 V). 100 s (tpower) after reaching the minimum operating VDD, normal SRAM operation can begin including reduction in VDD to the data retention (VCCDR, 2.0 V) voltage. 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading as shown in part a) of Figure 2, unless specified otherwise. 6. tPOWER gives the minimum amount of time that the power supply is at typical VCC values until the first memory access is performed. 7. tHZOE, tHZCE, tHZWE, tLZOE, tLZCE, and tLZWE are specified with a load capacitance of 5 pF as in part (b) of Figure 2. Transition is measured 200 mV from steady state voltage. 8. These parameters are guaranteed by design and are not tested. Document Number: 001-08353 Rev. *G Page 4 of 12 CY7C1024DV33 AC Switching Characteristics (continued) Over the Operating Range [5] Parameter –10 Description Unit Min Max 10 – ns 7 – ns Write Cycle [9, 10] tWC Write cycle time tSCE CE active LOW to write end [3] tAW Address setup to write end 7 – ns tHA Address hold from write end 0 – ns tSA Address setup to write start 0 – ns tPWE WE pulse width 7 – ns tSD Data setup to write end 5.5 – ns tHD Data hold from write end 0 – ns WE HIGH to low Z [7] 3 – ns WE LOW to high Z [7] – 5 ns tLZWE tHZWE Data Retention Characteristics Over the Operating Range Parameter Conditions [3] Description VDR VCC for data retention ICCDR Data retention current tCDR [11] Chip deselect to data retention time tR [12] Operation recovery time Min Typ Max Unit 2 – – V – – 25 mA 0 – – ns tRC – – ns VCC = 2 V, CE > VCC – 0.2 V, VIN > VCC – 0.2 V or VIN < 0.2 V Data Retention Waveform DATA RETENTION MODE VCC 3.0 V tCDR VDR > 2 V 3.0 V tR CE Notes 9. The internal write time of the memory is defined by the overlap of CE1 and CE2 and CE3 LOW and WE LOW. Chip enables must be active and WE must be LOW to initiate a write. The transition of any of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write. 10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device operation requires linear VCC ramp from VDR to VCC(min) > 50 s or stable at VCC(min) > 50 s. Document Number: 001-08353 Rev. *G Page 5 of 12 CY7C1024DV33 Switching Waveforms Figure 3. Read Cycle No. 1 (Address Transition Controlled) [13, 14] tRC RC ADDRESS tOHA DATA I/O tAA PREVIOUS DATA VALID DATA OUT VALID Figure 4. Read Cycle No. 2 (OE Controlled) [3, 14, 15] ADDRESS tRC CE tACE OE tHZOE tDOE DATA I/O tHZCE tLZOE HIGH IMPEDANCE DATA OUT VALID tLZCE VCC SUPPLY CURRENT HIGH IMPEDANCE tPD tPU ICC 50% 50% ISB Figure 5. Write Cycle No. 1 (CE Controlled) [3, 16, 17] tWC ADDRESS tSCE CE tSA tSCE tAW tHA tPWE WE tSD DATA I/O tHD DATA IN VALID Notes 13. Device is continuously selected. OE, CE = VIL. 14. WE is HIGH for read cycle. 15. Address valid before or similar to CE transition LOW. 16. Data I/O is high impedance if OE = VIH. 17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state. Document Number: 001-08353 Rev. *G Page 6 of 12 CY7C1024DV33 Switching Waveforms (continued) Figure 6. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [3, 16, 17] tWC ADDRESS tSCE CE tAW tHA tSA tPWE WE OE tSD DATA I/O tHD DATA IN VALID NOTE 18 tHZOE Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) [3, 17, 19] tWC ADDRESS tSCE CE tAW tSA tHA tPWE WE tSD DATA I/O NOTE 18 tHD DATA IN VALID tLZWE tHZWE Truth Table CE1 CE2 CE3 OE WE I/O0 – I/O23 Mode Power H X X X X High Z Power-down Standby (ISB) X L X X X High Z Power-down Standby (ISB) X X H X X High Z Power-down Standby (ISB) L H L L H Full Data Out Read Active (ICC) L H L X L Full Data In Write Active (ICC) L H L H H High Z Selected, outputs disabled Active (ICC) Note 18. During this period, the I/Os are in the output state and input signals are not applied. 19. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE. Document Number: 001-08353 Rev. *G Page 7 of 12 CY7C1024DV33 Ordering Information Speed (ns) 10 Ordering Code CY7C1024DV33-10BGXI Package Name Package Type Operating Range 51-85115 119-ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-free) Industrial Ordering Code Definitions CY 7 C 1 02 4 D V33 - 10 BGX I Temperature Range: I = Industrial Package Type: BGX = 119-ball PBGA (Pb-free) Speed: 10 ns V33 = Voltage range (3 V to 3.6 V) D = C9, 90 nm Technology 4 = Data width × 24-bits 02 = 3-Mbit density 1 = Fast Asynchronous SRAM family Technology Code: C = CMOS 7 = SRAM CY = Cypress Document Number: 001-08353 Rev. *G Page 8 of 12 CY7C1024DV33 Package Diagram Figure 8. 119-ball PBGA (14 x 22 x 2.4 mm) 51-85115 Rev. *D Document Number: 001-08353 Rev. *G Page 9 of 12 CY7C1024DV33 Acronyms Acronym Description CMOS complementary metal oxide semiconductor I/O input/output SRAM static random access memory TSOP thin small outline package TTL Transistor-transistor logic Document Conventions Units of Measure Symbol Unit of Measure °C degrees Celsius A microamperes mA milliamperes MHz megahertz ns nanoseconds pF picofarads V volts ohms W watts Document Number: 001-08353 Rev. *G Page 10 of 12 CY7C1024DV33 Document History Page Document Title: CY7C1024DV33, 3-Mbit (128K × 24) Static RAM Document Number: 001-08353 Rev. ECN No. Orig. of Change Submission Date Description of Change ** 469517 NXR See ECN New data sheet *A 499604 NXR See ECN Added note 1 for NC pins Changed ICC specification from 150 mA to 185 mA Updated Test Condition for ICC in DC Electrical Characteristics table Added note for tACE, tLZCE, tHZCE, tPU, tPD, tSCE in AC Switching Characteristics Table on page 4 *B 1462586 VKN/SFV See ECN Converted from preliminary to final Updated block diagram Changed ICC specification from 185 mA to 225 mA Updated thermal specs *C 2604677 VKN/PYRS 11/12/08 Removed Commercial operating range, Added Industrial operating range Removed 8 ns speed bin, Added 10 ns speed bin *D 3109199 PRAS 12/13/2010 Added Ordering Code Definitions. Updated Package Diagram. *E 3388080 TAVA 09/29/2011 Minor technical edits. Added Acronyms and Document Conventions. Updated template. *F 4548836 MEMJ 10/22/2014 Updated Package Diagram spec 51-85115 – Changed revision from *C to *D Completing Sunset Review. *G 4576478 MEMJ 11/21/2014 Added related documentation hyperlink in page 1. Added Note 19 in Switching Waveforms. Added note reference 19 in Figure 7. Document Number: 001-08353 Rev. *G Page 11 of 12 CY7C1024DV33 Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales. Products PSoC Solutions PSoC psoc.cypress.com Clocks & Buffers clocks.cypress.com General Low Power/Low Voltage psoc.cypress.com/solutions psoc.cypress.com/low-power Wireless wireless.cypress.com Precision Analog Memories memory.cypress.com LCD Drive psoc.cypress.com/lcd-drive image.cypress.com CAN 2.0b psoc.cypress.com/can USB psoc.cypress.com/usb Image Sensors psoc.cypress.com/precision-analog © Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-08353 Rev. *G Revised November 28, 2014 All products and company names mentioned in this document may be the trademarks of their respective holders. Page 12 of 12