AMICC A29400UM-55

A29400 Series
512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only,
Preliminary
Boot Sector Flash Memory
Features
n 5.0V ± 10% for read and write operations
n Access times:
- 55/70/90 (max.)
n Current:
- 20 mA typical active read current
- 30 mA typical program/erase current
- 1 µA typical CMOS standby
n Flexible sector architecture
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX7 sectors
- 8 Kword/ 4 KwordX2/ 16 Kword/ 32 KwordX7 sectors
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector
n Top or bottom boot block configurations available
n Embedded Erase Algorithms
- Embedded Erase algorithm will automatically erase
the entire chip or any combination of designated
sectors and verify the erased sectors
- Embedded Program algorithm automatically writes
and verifies bytes at specified addresses
n Typical 100,000 program/erase cycles per sector
n 20-year data retention at 125°C
- Reliable operation for the life of the system
n Compatible with JEDEC-standards
- Pinout and software compatible with single-powersupply Flash memory standard
- Superior inadvertent write protection
n Data Polling and toggle bits
- Provides a software method of detecting completion
of program or erase operations
n Erase Suspend/Erase Resume
- Suspends a sector erase operation to read data from,
or program data to, a non-erasing sector, then
resumes the erase operation
n Hardware reset pin ( RESET )
- Hardware method to reset the device to reading array
data
n Package options
- 44-pin SOP or 48-pin TSOP (I)
General Description
The device requires only a single 5.0 volt power supply for both
read and write functions. Internally generated and regulated
voltages are provided for the program and erase operations.
The A29400 is entirely software command set compatible with
the JEDEC single-power-supply Flash standard. Commands are
written to the command register using standard microprocessor
write timings. Register contents serve as input to an internal
state-machine that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data needed for
the programming and erase operations. Reading data out of the
device is similar to reading from other Flash or EPROM devices.
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase command
sequence. This initiates the Embedded Erase algorithm - an
internal algorithm that automatically preprograms the array (if it is
not already programmed) before executing the erase operation.
During erase, the device automatically times the erase pulse
widths and verifies proper erase margin.
The A29400 is a 5.0 volt only Flash memory organized as
524,288 bytes of 8 bits or 262,144 words of 16 bits each. The
A29400 offers the RESET function. The 512 Kbytes of data
are further divided into eleven sectors for flexible sector erase
capability. The 8 bits of data appear on I/O0 - I/O7 while the
addresses are input on A1 to A17; the 16 bits of data appear
on I/O0~I/O15. The A29400 is offered in 44-pin SOP and 48-Pin
TSOP packages. This device is designed to be programmed insystem with the standard system 5.0 volt VCC supply.
Additional 12.0 volt VPP is not required for in-system write or
erase operations. However, the A29400 can also be
programmed in standard EPROM programmers.
The A29400 has the first toggle bit, I/O6, which indicates
whether an Embedded Program or Erase is in progress, or it is
in the Erase Suspend. Besides the I/O6 toggle bit, the A29400
has a second toggle bit, I/O2, to indicate whether the addressed
sector is being selected for erase. The A29400 also offers the
ability to program in the Erase Suspend mode. The standard
A29400 offers access times of 55, 70 and 90 ns, allowing highspeed microprocessors to operate without wait states. To
eliminate bus contention the device has separate chip enable
( CE ), write enable ( WE ) and output enable ( OE ) controls.
PRELIMINARY
(February, 2001, Version 0.1)
1
AMIC Technology, Inc.
A29400 Series
sectors of memory. This can be achieved via programming
equipment.
The Erase Suspend feature enables the user to put erase on
hold for any period of time to read data from, or program
data to, any other sector that is not selected for erasure.
True background erase can thus be achieved.
Power consumption is greatly reduced when the device is
placed in the standby mode.
The hardware RESET pin terminates any operation in
progress and resets the internal state machine to reading
array data.
The host system can detect whether a program or erase
operation is complete by reading the I/O7 ( Data Polling) and
I/O6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or
accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data
contents of other sectors. The A29400 is fully erased when
shipped from the factory.
The hardware sector protection feature disables operations
for both program and erase in any combination of the
Pin Configurations
n SOP
n TSOP (I)
1
44
RESET
2
43
WE
A17
3
42
A8
A7
4
41
A9
A6
5
40
A10
A5
6
39
A11
A4
7
38
A12
A3
8
37
A13
A2
9
36
A14
A1
10
35
A15
A0
11
34
A16
A29400
NC
RY/BY
CE
12
33
BYTE
VSS
13
32
VSS
OE
14
31
I/O15 (A-1)
I/O0
15
30
I/O7
I/O8
16
29
I/O14
I/O1
17
28
I/O6
I/O9
18
27
I/O13
I/O2
19
26
I/O5
I/O10
20
25
I/O12
I/O3
21
24
I/O4
I/O11
22
23
VCC
PRELIMINARY
A15
A14
A13
A12
A11
A10
A9
A8
NC
NC
WE
RESET
NC
NC
RY/BY
NC
A17
A7
A6
A5
A4
A3
A2
A1
(February, 2001, Version 0.1)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
A29400V
2
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A16
BYTE
VSS
I/O 15 (A-1)
I/O 7
I/O 14
I/O 6
I/O 13
I/O 5
I/O 12
I/O 4
VCC
I/O 11
I/O 3
I/O 10
I/O 2
I/O 9
I/O 1
I/O 8
I/O 0
OE
VSS
CE
A0
AMIC Technology, Inc.
A29400 Series
Block Diagram
RY/BY
I/O0 - I/O 15 (A-1)
VCC
VSS
Sector Switches
Input/Output
Buffers
Erase Voltage
Generator
RESET
State
Control
WE
BYTE
PGM Voltage
Generator
Command
Register
Chip Enable
Output Enable
Logic
CE
OE
VCC Detector
Address Latch
STB
Timer
A0-A17
STB
Data Latch
Y-Decoder
Y-Gating
X-decoder
Cell Matrix
Pin Descriptions
Pin No.
Description
A0 - A17
Address Inputs
I/O0 - I/O14
Data Inputs/Outputs
I/O15
I/O15 (A-1)
A-1
LSB Address Input, Byte Mode
CE
Chip Enable
WE
Write Enable
OE
Output Enable
RESET
PRELIMINARY
Data Input/Output, Word Mode
Hardware Reset (N/A A294001)
BYTE
Selects Byte Mode or Word Mode
RY/ BY
Ready/ BUSY - Output
VSS
Ground
VCC
Power Supply
(February, 2001, Version 0.1)
3
AMIC Technology, Inc.
A29400 Series
Absolute Maximum Ratings*
*Comments
Ambient Operating Temperature . . . . . -55°C to + 125°C
Storage Temperature . . . . . . . . . . . . . . -65°C to + 125°C
Ground to VCC . . . . . . . . . . . . . . . . . . . . . . -2.0V to 7.0V
Output Voltage (Note 1) . . . . . . . . . . . . . . . -2.0V to 7.0V
A9, OE & RESET (Note 2) . . . . . . . . . . . -2.0V to 12.5V
All other pins (Note 1) . . . . . . . . . . . . . . . . . -2.0V to 7.0V
Output Short Circuit Current (Note 3) . . . . . . . . . . 200mA
Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to this device.
These are stress ratings only. Functional operation of
this device at these or any other conditions above
those indicated in the operational sections of these
specification is not implied or intended. Exposure to
the absolute maximum rating conditions for extended
periods may affect device reliability.
Notes:
Operating Ranges
1. Minimum DC voltage on input or I/O pins is -0.5V.
During voltage transitions, inputs may undershoot VSS
to -2.0V for periods of up to 20ns. Maximum DC
voltage on output and I/O pins is VCC +0.5V. During
voltage transitions, outputs may overshoot to VCC
+2.0V for periods up to 20ns.
2. Minimum DC input voltage on A9 pins is -0.5V. During
voltage transitions, A9, OE and RESET may overshoot
VSS to -2.0V for periods of up to 20ns. Maximum DC
input voltage on A9 and OE is +12.5V which may
overshoot to 13.5V for periods up to 20ns.
3. No more than one output is shorted at a time. Duration
of the short circuit should not be greater than one
second.
Commercial (C) Devices
Ambient Temperature (TA) . . . . . . . . . . . . . . 0°C to +70°C
VCC Supply Voltages
VCC for ± 10% devices . . . . . . . . . . . . . . +4.5V to +5.5V
Operating ranges define those limits between which the
functionally of the device is guaranteed.
execute the command. The contents of the register serve
as inputs to the internal state machine. The state machine
outputs dictate the function of the device. The appropriate
device bus operations table lists the inputs and control
levels required, and the resulting output. The following
subsections describe each of these operations in further
detail.
Device Bus Operations
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location. The
register is composed of latches that store the commands,
along with the address and data information needed to
Table 1. A29400 Device Bus Operations
Operation
Read
Write
CMOS Standby
TTL Standby
Output Disable
Hardware Reset
Temporary Sector
Unprotect (See Note)
I/O8 - I/O15
CE
OE
WE
RESET
A0 - A17
I/O0 - I/O7
BYTE =VIH
BYTE =VIL
L
L
L
H
X
H
L
X
H
H
DOUT
DIN
High-Z
DOUT
DIN
High-Z
High-Z
High-Z
High-Z
X
H
X
X
H
X
VCC ± 0.5 V
H
H
L
AIN
AIN
X
X
X
X
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
X
X
VID
AIN
DIN
DIN
X
VCC ± 0.5 V
H
L
X
X
Legend:
L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5V, X = Don't Care, DIN = Data In, DOUT = Data Out, AIN = Address In
Note:
See the "Sector Protection/Unprotection" section and Temporary Sector Unprotect for more information.
PRELIMINARY
(February, 2001, Version 0.1)
4
AMIC Technology, Inc.
A29400 Series
Word/Byte Configuration
Program and Erase Operation Status
The BYTE pin determines whether the I/O pins I/O15-I/O0
operate in the byte or word configuration. If the BYTE pin
is set at logic ”1”, the device is in word configuration, I/O15I/O0 are active and controlled by CE and OE .
During an erase or program operation, the system may
check the status of the operation by reading the status bits
on I/O7 - I/O0. Standard read cycle timings and ICC read
specifications apply. Refer to "Write Operation Status" for
more information, and to each AC Characteristics section
for timing diagrams.
If the BYTE pin is set at logic “0”, the device is in byte
configuration, and only I/O0-I/O7 are active and controlled
by CE and OE . I/O8-I/O14 are tri-stated, and I/O15 pin is
used as an input for the LSB(A-1) address function.
Standby Mode
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs
are placed in the high impedance state, independent of the
OE input.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive
the CE and OE pins to VIL. CE is the power control and
The device enters the CMOS standby mode when the CE
& RESET pins are both held at VCC ± 0.5V. (Note that this
is a more restricted voltage range than VIH.) The device
enters the TTL standby mode when CE is held at VIH,
while RESET is held at VCC±0.5V. The device requires the
standard access time (tCE) before it is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 in the DC Characteristics tables represents the standby
current specification.
selects the device. OE is the output control and gates
array data to the output pins. WE should remain at VIH all
the time during read operation. The internal state machine
is set for reading array data upon device power-up, or after
a hardware reset. This ensures that no spurious alteration
of the memory content occurs during the power transition.
No command is necessary in this mode to obtain array
data. Standard microprocessor read cycles that assert
valid addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See "Reading Array Data" for more information. Refer to
the AC Read Operations table for timing specifications and
to the Read Operations Timings diagram for the timing
waveforms, lCC1 in the DC Characteristics table represents
the active current specification for reading array data.
Output Disable Mode
When the OE input is at VIH, output from the device is
disabled. The output pins are placed in the high impedance
state.
RESET : Hardware Reset Pin
Writing Commands/Command Sequences
The RESET pin provides a hardware method of resetting
the device to reading array data. When the system drives
the RESET pin low for at least a period of tRP, the device
immediately terminates any operation in progress, tristates
all data output pins, and ignores all read/write attempts for
the duration of the RESET pulse. The device also resets
the internal state machine to reading array data. The
operation that was interrupted should be reinitiated once
the device is ready to accept another command sequence,
to ensure data integrity.
The RESET pin may be tied to the system reset circuitry.
A system reset would thus also reset the Flash memory,
enabling the system to read the boot-up firmware from the
Flash memory.
Refer to the AC Characteristics tables for RESET
parameters and diagram.
To write a command or command sequence (which
includes programming data to the device and erasing
sectors of memory), the system must drive WE and CE
to VIL, and OE to VIH. An erase operation can erase one
sector, multiple sectors, or the entire device. The Sector
Address Tables indicate the address range that each sector
occupies. A "sector address" consists of the address inputs
required to uniquely select a sector. See the "Command
Definitions" section for details on erasing a sector or the
entire chip, or suspending/resuming the erase operation.
After the system writes the autoselect command sequence,
the device enters the autoselect mode. The system can
then read autoselect codes from the internal register (which
is separate from the memory array) on I/O7 - I/O0. Standard
read cycle timings apply in this mode. Refer to the
"Autoselect Mode" and "Autoselect Command Sequence"
sections for more information.
ICC2 in the DC Characteristics table represents the active
current specification for the write mode. The "AC
Characteristics" section contains timing specification tables
and timing diagrams for write operations.
PRELIMINARY
(February, 2001, Version 0.1)
5
AMIC Technology, Inc.
A29400 Series
Table 2. A29400 Top Boot Block Sector Address Table
Sector
SA0
SA1
SA2
SA3
SA4
SA5
SA6
SA7
SA8
SA9
SA10
A17
A16
0
0
0
0
1
1
1
1
1
1
1
0
0
1
1
0
0
1
1
1
1
1
A15
0
1
0
1
0
1
0
1
1
1
1
A14
X
X
X
X
X
X
X
0
1
1
1
A13
A12
X
X
X
X
X
X
X
X
0
0
1
X
X
X
X
X
X
X
X
0
1
X
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
32/16
8/4
8/4
16/8
Address Range (in hexadecimal)
(x8)
Address Range
00000h - 0FFFFh
10000h - 1FFFFh
20000h - 2FFFFh
30000h - 3FFFFh
40000h - 4FFFFh
50000h - 5FFFFh
60000h - 6FFFFh
70000h - 77FFFh
78000h - 79FFFh
7A000h - 7BFFFh
7C000h - 7FFFFh
(x16)
Address Range
00000h - 07FFFh
08000h - 0FFFFh
10000h - 17FFFh
18000h - 1FFFFh
20000h - 27FFFh
28000h - 2FFFFh
30000h - 37FFFh
38000h - 3BFFFh
3C000h - 3CFFFh
3D000h - 3DFFFh
3E000h - 3FFFFh
Table 3. A29400 Bottom Boot Block Sector Address Table
Sector
SA0
SA1
SA2
SA3
SA4
SA5
SA6
SA7
SA8
SA9
SA10
A17
A16
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
1
0
0
1
1
A15
0
0
0
0
1
0
1
0
1
0
1
A14
0
0
0
1
X
X
X
X
X
X
X
A13
A12
0
1
1
X
X
X
X
X
X
X
X
X
0
1
X
X
X
X
X
X
X
X
16/8
8/4
8/4
32/16
64/32
64/32
64/32
64/32
64/32
64/32
64/32
The autoselect mode provides manufacturer and device
identification, and sector protection verification, through
identifier codes output on I/O7 - I/O0. This mode is
primarily intended for programming equipment to
automatically match a device to be programmed with its
corresponding programming algorithm. However, the
autoselect codes can also be accessed in-system through
the command register.
When using programming equipment, the autoselect mode
requires VID (11.5V to 12.5 V) on address pinA9. Address
pins A6, A1, and A0 must be as shown in Autoselect
(February, 2001, Version 0.1)
Address Range
(x8)
Address Range
00000h - 03FFFh
04000h - 05FFFh
06000h - 07FFFh
08000h - 0FFFFh
10000h - 1FFFFh
20000h - 2FFFFh
30000h - 3FFFFh
40000h - 4FFFFh
50000h - 5FFFFh
60000h - 6FFFFh
70000h - 7FFFFh
(x16)
Address Range
00000h - 01FFFh
02000h - 02FFFh
03000h - 03FFFh
04000h - 07FFFh
08000h - 0FFFFh
10000h - 17FFFh
18000h - 1FFFFh
20000h - 27FFFh
28000h - 2FFFFh
30000h - 37FFFh
38000h - 3FFFFh
Codes (High Voltage Method) table. In addition, when
verifying sector protection, the sector address must appear
on the appropriate highest order address bits. Refer to the
corresponding Sector Address Tables. The Command
Definitions table shows the remaining address bits that are
don't care. When all necessary bits have been set as
required, the programming equipment may then read the
corresponding identifier code on I/O7 - I/O0.To access the
autoselect codes in-system, the host system can issue the
autoselect command via the command register, as shown
in the Command Definitions table. This method does not
require VID. See "Command Definitions" for details on
using the autoselect mode.
Autoselect Mode
PRELIMINARY
Sector Size
(Kbytes)
6
AMIC Technology, Inc.
A29400 Series
Table 4. A29400 Autoselect Codes (High Voltage Method)
Description
Mode
Manufacturer ID: AMIC
Device ID: A29400
(Top Boot Block)
Word
Device ID: A29400
(Bottom Boot Block)
Word
Byte
Byte
Continuation ID
Sector Protection Verification
A17
to
A11
to
A12
A10
X
X
X
X
A9
VID
VID
I/O8
I/O7
to
to
to
to
A7
A2
I/O15
I/O0
A8
X
X
A6
L
L
A5
X
X
A1
L
L
A0
L
H
X
X
VID
X
L
X
L
H
X
X
VID
X
L
X
H
H
SA
X
VID
X
L
X
H
X
37h
B3h
B0h
X
B0h
B3h
31h
X
31h
X
7Fh
X
01h
(protected)
X
00h
(unprotected)
L
L=Logic Low= VIL, H=Logic High=VIH, SA=Sector Address, X=Don’t Care.
PRELIMINARY
(February, 2001, Version 0.1)
7
AMIC Technology, Inc.
A29400 Series
Sector Protection/Unprotection
Temporary Sector Unprotect
The hardware sector protection feature disables both
program and erase operations in any sector. The hardware
sector unprotection feature re-enables both program and
erase operations in previously protected sectors.
Sector protection/unprotection must be implemented using
programming equipment. The procedure requires a high
voltage (VID) on address pin A9 and the control pins.
The device is shipped with all sectors unprotected.
It is possible to determine whether a sector is protected or
unprotected. See "Autoselect Mode" for details.
This feature allows temporary unprotection of previous
protected sectors to change data in-system. The Sector
Unprotect mode is activated by setting the RESET pin to
VID. During this mode, formerly protected sectors can be
programmed or erased by selecting the sector addresses.
Once VID is removed from the RESET pin, all the previously
protected sectors are protected again. Figure 1 shows the
algorithm, and the Temporary Sector Unprotect diagram
shows the timing waveforms, for this feature.
Hardware Data Protection
START
The requirement of command unlocking sequence for
programming or erasing provides data protection against
inadvertent writes (refer to the Command Definitions table).
In addition, the following hardware data protection measures
prevent accidental erasure or programming, which might
otherwise be caused by spurious system level signals during
VCC power-up transitions, or from system noise. The device
is powered up to read array data to avoid accidentally writing
data to the array.
RESET = VID
(Note 1)
Perform Erase or
Program Operations
Write Pulse "Glitch" Protection
Noise pulses of less than 5ns (typical) on OE , CE or WE
do not initiate a write cycle.
Logical Inhibit
RESET = VIH
Write cycles are inhibited by holding any one of OE =VIL,
CE = VIH or WE = VIH. To initiate a write cycle, CE and
WE must be a logical zero while OE is a logical one.
Power-Up Write Inhibit
Temporary Sector
Unprotect
Completed (Note 2)
If WE = CE = VIL and OE = VIH during power up, the
device does not accept commands on the rising edge of
WE . The internal state machine is automatically reset to
reading array data on the initial power-up.
Notes:
1. All protected sectors unprotected.
2. All previously protected sectors are protected once again.
Figure 1. Temporary Sector Unprotect Operation
PRELIMINARY
(February, 2001, Version 0.1)
8
AMIC Technology, Inc.
A29400 Series
Command Definitions
Autoselect Command Sequence
Writing specific address and data commands or sequences
into the command register initiates device operations. The
Command Definitions table defines the valid register
command sequences. Writing incorrect address and data
values or writing them in the improper sequence resets the
device to reading array data.
All addresses are latched on the falling edge of WE or CE ,
whichever happens later. All data is latched on the rising
edge of WE or CE , whichever happens first. Refer to the
appropriate timing diagrams in the "AC Characteristics"
section.
The autoselect command sequence allows the host system
to access the manufacturer and devices codes, and
determine whether or not a sector is protected. The
Command Definitions table shows the address and data
requirements. This method is an alternative to that shown in
the Autoselect Codes (High Voltage Method) table, which is
intended for PROM programmers and requires VID on
address bit A9.
The autoselect command sequence is initiated by writing two
unlock cycles, followed by the autoselect command. The
device then enters the autoselect mode, and the system may
read at any address any number of times, without initiating
another command sequence.
A read cycle at address XX00h retrieves the manufacturer
code and another read cycle at XX11h retrieves the
continuation code. A read cycle at address XX01h returns
the device code. A read cycle containing a sector address
(SA) and the address 02h in returns 01h if that sector is
protected, or 00h if it is unprotected. Refer to the Sector
Address tables for valid sector addresses.
The system must write the reset command to exit the
autoselect mode and return to reading array data.
Reading Array Data
The device is automatically set to reading array data after
device power-up. No commands are required to retrieve
data. The device is also ready to read array data after
completing an Embedded Program or Embedded Erase
algorithm. After the device accepts an Erase Suspend
command, the device enters the Erase Suspend mode. The
system can read array data using the standard read timings,
except that if it reads at an address within erase-suspended
sectors, the device outputs status data. After completing a
programming operation in the Erase Suspend mode, the
system may once again read array data with the same
exception. See "Erase Suspend/Erase Resume Commands"
for more information on this mode.
The system must issue the reset command to re-enable the
device for reading array data if I/O5 goes high, or while in the
autoselect mode. See the "Reset Command" section, next.
See also "Requirements for Reading Array Data" in the
"Device Bus Operations" section for more information. The
Read Operations table provides the read parameters, and
Read Operation Timings diagram shows the timing diagram.
Word/Byte Program Command Sequence
The system may program the device by word or byte,
depending on the state of the BYTE pin. Programming is a
four-bus-cycle operation. The program command sequence
is initiated by writing two unlock write cycles, followed by the
program set-up command. The program address and data
are written next, which in turn initiate the Embedded
Program algorithm. The system is not required to provide
further controls or timings. The device automatically
provides internally generated program pulses and verify the
programmed cell margin. Table 5 shows the address and
data requirements for the byte program command sequence.
When the Embedded Program algorithm is complete, the
device then returns to reading array data and addresses are
longer latched. The system can determine the status of the
program operation by using I/O7, I/O6, or RY/ BY . See
“White Operation Status” for information on these status
bits.
Any commands written to the device during the Embedded
Program Algorithm are ignored. Not that a hardware reset
immediately terminates the programming operation. The
Byte Program command sequence should be reinitiated
once the device has reset to reading array data, to ensure
data integrity.
Programming is allowed in any sequence and across sector
boundaries. A bit cannot be programmed from a “0” back to
a “1”. Attempting to do so may halt the operation and set
I/O5 to “1”, or cause the Data Polling algorithm to indicate
the operation was successful. However, a succeeding read
will show that the data is still “0”. Only erase operations can
convert a “0” to a “1”.
Reset Command
Writing the reset command to the device resets the device to
reading array data. Address bits are don't care for this
command. The reset command may be written between the
sequence cycles in an erase command sequence before
erasing begins. This resets the device to reading array data.
Once erasure begins, however, the device ignores reset
commands until the operation is complete.
The reset command may be written between the sequence
cycles in a program command sequence before
programming begins. This resets the device to reading array
data (also applies to programming in Erase Suspend mode).
Once programming begins, however, the device ignores
reset commands until the operation is complete.
The reset command may be written between the sequence
cycles in an autoselect command sequence. Once in the
autoselect mode, the reset command must be written to
return to reading array data (also applies to autoselect
during Erase Suspend).
If I/O5 goes high during a program or erase operation,
writing the reset command returns the device to reading
array data (also applies during Erase Suspend).
PRELIMINARY
(February, 2001, Version 0.1)
9
AMIC Technology, Inc.
A29400 Series
Any commands written to the chip during the Embedded
Erase algorithm are ignored. The system can determine the
status of the erase operation by using I/O7, I/O6, or I/O2. See
"Write Operation Status" for information on these status bits.
When the Embedded Erase algorithm is complete, the
device returns to reading array data and addresses are no
longer latched.
Figure 3 illustrates the algorithm for the erase operation. See
the Erase/Program Operations tables in "AC Characteristics"
for parameters, and to the Chip/Sector Erase Operation
Timings for timing waveforms.
START
Write Program
Command
Sequence
Sector Erase Command Sequence
Embedded
Program
algorithm in
progress
Sector erase is a six-bus-cycle operation. The sector erase
command sequence is initiated by writing two unlock cycles,
followed by a set-up command. Two additional unlock write
cycles are then followed by the address of the sector to be
erased, and the sector erase command. The Command
Definitions table shows the address and data requirements
for the sector erase command sequence.
The device does not require the system to preprogram the
memory prior to erase. The Embedded Erase algorithm
automatically programs and verifies the sector for an all zero
data pattern prior to electrical erase. The system is not
required to provide any controls or timings during these
operations.
After the command sequence is written, a sector erase timeout of 50µs begins. During the time-out period, additional
sector addresses and sector erase commands may be
written. Loading the sector erase buffer may be done in any
sequence, and the number of sectors may be from one
sector to all sectors. The time between these additional
cycles must be less than 50µs, otherwise the last address
and command might not be accepted, and erasure may
begin. It is recommended that processor interrupts be
disabled during this time to ensure all commands are
accepted. The interrupts can be re-enabled after the last
Sector Erase command is written. If the time between
additional sector erase commands can be assumed to be
less than 50µs, the system need not monitor I/O3. Any
command other than Sector Erase or Erase Suspend during
the time-out period resets the device to reading array data.
The system must rewrite the command sequence and any
additional sector addresses and commands.
The system can monitor I/O3 to determine if the sector erase
timer has timed out. (See the " I/O3: Sector Erase Timer"
section.) The time-out begins from the rising edge of the
final WE pulse in the command sequence.
Once the sector erase operation has begun, only the Erase
Suspend command is valid. All other commands are
ignored.
When the Embedded Erase algorithm is complete, the
device returns to reading array data and addresses are no
longer latched. The system can determine the status of the
erase operation by using I/O7, I/O6, or I/O2. Refer to "Write
Operation Status" for information on these status bits.
Data Poll
from System
Verify Data ?
No
Yes
Increment Address
Last Address ?
Yes
Programming
Completed
Note : See the appropriate Command Definitions table for
program command sequence.
Figure 2. Program Operation
Chip Erase Command Sequence
Chip erase is a six-bus-cycle operation. The chip erase
command sequence is initiated by writing two unlock cycles,
followed by a set-up command. Two additional unlock write
cycles are then followed by the chip erase command, which
in turn invokes the Embedded Erase algorithm. The device
does not require the system to preprogram prior to erase.
The Embedded Erase algorithm automatically preprograms
and verifies the entire memory for an all zero data pattern
prior to electrical erase. The system is not required to
provide any controls or timings during these operations. The
Command Definitions table shows the address and data
requirements for the chip erase command sequence.
PRELIMINARY
(February, 2001, Version 0.1)
10
AMIC Technology, Inc.
A29400 Series
The system must write the Erase Resume command
(address bits are "don't care") to exit the erase suspend
mode and continue the sector erase operation. Further
writes of the Resume command are ignored. Another Erase
Suspend command can be written after the device has
resumed erasing.
Figure 3 illustrates the algorithm for the erase operation.
Refer to the Erase/Program Operations tables in the "AC
Characteristics" section for parameters, and to the Sector
Erase Operations Timing diagram for timing waveforms.
Erase Suspend/Erase Resume Commands
The Erase Suspend command allows the system to interrupt
a sector erase operation and then read data from, or
program data to, any sector not selected for erasure. This
command is valid only during the sector erase operation,
including the 50µs time-out period during the sector erase
command sequence. The Erase Suspend command is
ignored if written during the chip erase operation or
Embedded Program algorithm. Writing the Erase Suspend
command during the Sector Erase time-out immediately
terminates the time-out period and suspends the erase
operation. Addresses are "don't cares" when writing the
Erase Suspend command.
When the Erase Suspend command is written during a
sector erase operation, the device requires a maximum of
20µs to suspend the erase operation. However, when the
Erase Suspend command is written during the sector erase
time-out, the device immediately terminates the time-out
period and suspends the erase operation.
After the erase operation has been suspended, the system
can read array data from or program data to any sector not
selected for erasure. (The device "erase suspends" all
sectors selected for erasure.) Normal read and write timings
and command definitions apply. Reading at any address
within erase-suspended sectors produces status data on I/O7
- I/O0. The system can use I/O7, or I/O6 and I/O2 together, to
determine if a sector is actively erasing or is erasesuspended. See "Write Operation Status" for information on
these status bits.
After an erase-suspended program operation is complete,
the system can once again read array data within nonsuspended sectors. The system can determine the status of
the program operation using the I/O7 or I/O6 status bits, just
as in the standard program operation. See "Write Operation
Status" for more information.
The system may also write the autoselect command
sequence when the device is in the Erase Suspend mode.
The device allows reading autoselect codes even at
addresses within erasing sectors, since the codes are not
stored in the memory array. When the device exits the
autoselect mode, the device reverts to the Erase Suspend
mode, and is ready for another valid operation. See
"Autoselect Command Sequence" for more information.
PRELIMINARY
(February, 2001, Version 0.1)
START
Write Erase
Command
Sequence
Data Poll
from System
Embedded
Erase
algorithm in
progress
No
Data = FFh ?
Yes
Erasure Completed
Note :
1. See the appropriate Command Definitions table for erase
command sequences.
2. See "I/O 3 : Sector Erase Timer" for more information.
Figure 3. Erase Operation
11
AMIC Technology, Inc.
A29400 Series
Cycles
Table 5. A29400 Command Definitions
Command
Sequence
(Note 1)
Read (Note 6)
Reset (Note 7)
Autoselect (Note 8)
Device ID,
Top Boot Block
Device ID,
Bottom Boot Block
Continuation ID
Sector Protect Verify
(Note 9)
Byte
RA
RD
1
XXX
F0
4
Word
Byte
4
Word
Byte
Word
4
4
555
AAA
555
AA
AA
AA
555
2AA
555
2AA
55
55
55
555
AAA
555
2AA
AA
2AA
555
AAA
555
AAA
555
90
X00
90
X01 B3B0
X02 B0
90
X01 B331
AAA
55
555
X02
90
X03
37
31
7F
555
AAA
X06
Word
555
2AA
555
90
(SA) XX00
X02 XX01
00
(SA)
X04
01
A0
PA
4
Byte
Byte
4
6
Word
Byte
AA
AAA
Word
Sector Erase
AAA
Third
Fourth
Fifth
Sixth
Addr Data Addr Data Addr Data Addr Data
AAA
Word
Chip Erase
555
Second
Addr Data
Byte
Byte
Program
First
Addr Data
1
Word
Manufacturer ID
Bus Cycles (Notes 2 - 5)
6
555
AAA
555
AAA
555
AAA
55
555
AA
AA
AA
Erase Suspend (Note 9)
1
XXX
B0
Erase Resume (Note 10)
1
XXX
30
2AA
555
2AA
555
2AA
555
AAA
55
55
55
555
AAA
555
AAA
80
555
AAA
80
555
AAA
555
AAA
PD
AA
AA
2AA
555
2AA
555
55
55
555
AAA
SA
10
30
Legend:
X = Don't care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE or CE pulse,
whichever happens later.
PD = Data to be programmed at location PA. Data latches on the rising edge of WE or CE pulse, whichever happens first.
SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A17 - A12 select a unique sector.
Note:
1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
3. Except when reading array or autoselect data, all bus cycles are write operation.
4. Address bits A17 - A11 are don't cares for unlock and command cycles, unless SA or PA required.
5. No unlock or command cycles required when reading array data.
6. The Reset command is required to return to reading array data when device is in the autoselect mode, or if I/O5 goes high
(while the device is providing status data).
7. The fourth cycle of the autoselect command sequence is a read cycle.
8. The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
9. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode.
10. The Erase Resume command is valid only during the Erase Suspend mode.
11. The time between each command cycle has to be less than 50µs.
PRELIMINARY
(February, 2001, Version 0.1)
12
AMIC Technology, Inc.
A29400 Series
Write Operation Status
Several bits, I/O2, I/O3, I/O5, I/O6, I/O7, RY/ BY are
provided in the A29400 to determine the status of a write
operation. Table 6 and the following subsections describe
the functions of these status bits. I/O7, I/O6 and RY/ BY
each offer a method for determining whether a program or
erase operation is complete or in progress. These three
bits are discussed first.
START
Read I/O 7-I/O0
Address = VA
I/O7: Data Polling
The Data Polling bit, I/O7, indicates to the host system
whether an Embedded Algorithm is in progress or
completed, or whether the device is in Erase Suspend.
Data Polling is valid after the rising edge of the final WE
pulse in the program or erase command sequence.
During the Embedded Program algorithm, the device
outputs on I/O7 the complement of the datum programmed
to I/O7. This I/O7 status also applies to programming
during Erase Suspend. When the Embedded Program
algorithm is complete, the device outputs the datum
programmed to I/O7. The system must provide the
program address to read valid status information on I/O7.
If a program address falls within a protected sector, Data
Polling on I/O7 is active for approximately 2µs, then the
device returns to reading array data.
During the Embedded Erase algorithm, Data Polling
produces a "0" on I/O7. When the Embedded Erase
algorithm is complete, or if the device enters the Erase
Suspend mode, Data Polling produces a "1" on I/O7.This
is analogous to the complement/true datum output
described for the Embedded Program algorithm: the erase
function changes all the bits in a sector to "1"; prior to this,
the device outputs the "complement," or "0." The system
must provide an address within any of the sectors selected
for erasure to read valid status information on I/O7.
After an erase command sequence is written, if all sectors
selected for erasing are protected, Data Polling on I/O7 is
active for approximately 100µs, then the device returns to
reading array data. If not all selected sectors are
protected, the Embedded Erase algorithm erases the
unprotected sectors, and ignores the selected sectors that
are protected.
When the system detects I/O7 has changed from the
complement to true data, it can read valid data at I/O7 I/O0 on the following read cycles. This is because I/O7 may
change asynchronously with I/O0 - I/O6 while Output
Enable ( OE ) is asserted low. The Data Polling Timings
(During Embedded Algorithms) figure in the "AC
Characteristics" section illustrates this. Table 6 shows the
outputs for Data Polling on I/O7. Figure 4 shows the
Yes
I/O7 = Data ?
No
No
I/O5 = 1?
Yes
Read I/O 7 - I/O 0
Address = VA
Yes
I/O7 = Data ?
No
FAIL
PASS
Note :
1. VA = Valid address for programming. During a sector
erase operation, a valid address is an address within any
sector selected for erasure. During chip erase, a valid
address is any non-protected sector address.
2. I/O 7 should be rechecked even if I/O 5 = "1" because
I/O 7 may change simultaneously with I/O 5.
Figure 4. Data Polling Algorithm
Data Polling algorithm.
PRELIMINARY
(February, 2001, Version 0.1)
13
AMIC Technology, Inc.
A29400 Series
in graphical form. See also the subsection on " I/O2:
Toggle Bit II".
RY/ BY : Read/ Busy
The RY/ BY is a dedicated, open-drain output pin that
indicates whether an Embedded algorithm is in progress
or complete. The RY/ BY status is valid after the rising
edge of the final WE pulse in the command sequence.
Since RY/ BY is an open-drain output, several RY/ BY
pins can be tied together in parallel with a pull-up resistor
to VCC.
If the output is low (Busy), the device is actively erasing or
programming. (This includes programming in the Erase
Suspend mode.) If the output is high (Ready), the device is
ready to read array data (including during the Erase
Suspend mode), or is in the standby mode.
Table 6 shows the outputs for RY/ BY . Refer to “ RESET
Timings”, “Timing Waveforms for Program Operation” and
“Timing Waveforms for Chip/Sector Erase Operation” for
more information.
I/O2: Toggle Bit II
The "Toggle Bit II" on I/O2, when used with I/O6, indicates
whether a particular sector is actively erasing (that is, the
Embedded Erase algorithm is in progress), or whether that
sector is erase-suspended. Toggle Bit II is valid after the
rising edge of the final WE pulse in the command
sequence.
I/O2 toggles when the system reads at addresses within
those sectors that have been selected for erasure. (The
system may use either OE or CE to control the read
cycles.) But I/O2 cannot distinguish whether the sector is
actively erasing or is erase-suspended. I/O6, by
comparison, indicates whether the device is actively
erasing, or is in Erase Suspend, but cannot distinguish
which sectors are selected for erasure. Thus, both status
bits are required for sector and mode information. Refer to
Table 6 to compare outputs for I/O2 and I/O6.
Figure 5 shows the toggle bit algorithm in flowchart form,
and the section " I/O2: Toggle Bit II" explains the algorithm.
See also the " I/O6: Toggle Bit I" subsection. Refer to the
Toggle Bit Timings figure for the toggle bit timing diagram.
The I/O2 vs. I/O6 figure shows the differences between I/O2
and I/O6 in graphical form.
I/O6: Toggle Bit I
Toggle Bit I on I/O6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete, or
whether the device has entered the Erase Suspend mode.
Toggle Bit I may be read at any address, and is valid after
the rising edge of the final WE pulse in the command
sequence (prior to the program or erase operation), and
during the sector erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address cause
I/O6 to toggle. (The system may use either OE or CE to
control the read cycles.) When the operation is complete,
I/O6 stops toggling.
After an erase command sequence is written, if all sectors
selected for erasing are protected, I/O6 toggles for
approximately 100µs, then returns to reading array data. If
not all selected sectors are protected, the Embedded
Erase algorithm erases the unprotected sectors, and
ignores the selected sectors that are protected.
The system can use I/O6 and I/O2 together to determine
whether a sector is actively erasing or is erase-suspended.
When the device is actively erasing (that is, the Embedded
Erase algorithm is in progress), I/O6 toggles. When the
device enters the Erase Suspend mode, I/O6 stops
toggling. However, the system must also use I/O2 to
determine which sectors are erasing or erase-suspended.
Alternatively, the system can use I/O7 (see the subsection
on " I/O7 : Data Polling").
If a program address falls within a protected sector, I/O6
toggles for approximately 2µs after the program command
sequence is written, then returns to reading array data.
I/O6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded Program
algorithm is complete.
The Write Operation Status table shows the outputs for
Toggle Bit I on I/O6. Refer to Figure 5 for the toggle bit
algorithm, and to the Toggle Bit Timings figure in the "AC
Characteristics" section for the timing diagram. The I/O2
vs. I/O6 figure shows the differences between I/O2 and I/O6
PRELIMINARY
(February, 2001, Version 0.1)
Reading Toggle Bits I/O6, I/O2
Refer to Figure 5 for the following discussion. Whenever
the system initially begins reading toggle bit status, it must
read I/O7 - I/O0 at least twice in a row to determine
whether a toggle bit is toggling. Typically, a system would
note and store the value of the toggle bit after the first
read. After the second read, the system would compare
the new value of the toggle bit with the first. If the toggle
bit is not toggling, the device has completed the program
or erase operation. The system can read array data on
I/O7 - I/O0 on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the system
also should note whether the value of I/O5 is high (see the
section on I/O5). If it is, the system should then determine
again whether the toggle bit is toggling, since the toggle bit
may have stopped toggling just as I/O5 went high. If the
toggle bit is no longer toggling, the device has successfully
completed the program or erase operation. If it is still
toggling, the device did not complete the operation
successfully, and the system must write the reset
command to return to reading array data.
The remaining scenario is that the system initially
determines that the toggle bit is toggling and I/O5 has not
gone high. The system may continue to monitor the toggle
bit and I/O5 through successive read cycles, determining
the status as described in the previous paragraph.
Alternatively, it may choose to perform other system tasks.
In this case, the system must start at the beginning of the
algorithm when it returns to determine the status of the
operation (top of Figure 5).
14
AMIC Technology, Inc.
A29400 Series
I/O5: Exceeded Timing Limits
I/O5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions I/O5 produces a "1." This is a failure
condition that indicates the program or erase cycle was
not successfully completed.
The I/O5 failure condition may appear if the system tries to
program a "1 "to a location that is previously programmed
to "0." Only an erase operation can change a "0" back to a
"1." Under this condition, the device halts the operation,
and when the operation has exceeded the timing limits,
I/O5 produces a "1."
Under both these conditions, the system must issue the
reset command to return the device to reading array data.
START
Read I/O 7-I/O 0
Read I/O 7-I/O 0
I/O3: Sector Erase Timer
Toggle Bit
= Toggle ?
After writing a sector erase command sequence, the
system may read I/O3 to determine whether or not an
erase operation has begun. (The sector erase timer does
not apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out also
applies after each additional sector erase command.
When the time-out is complete, I/O3 switches from "0" to
"1." The system may ignore I/O3 if the system can
guarantee that the time between additional sector erase
commands will always be less than 50µs. See also the
"Sector Erase Command Sequence" section.
After the sector erase command sequence is written, the
system should read the status on I/O7 ( Data Polling) or
I/O6 (Toggle Bit 1) to ensure the device has accepted the
command sequence, and then read I/O3. If I/O3 is "1", the
internally controlled erase cycle has begun; all further
commands (other than Erase Suspend) are ignored until
the erase operation is complete. If I/O3 is "0", the device
will accept additional sector erase commands. To ensure
the command has been accepted, the system software
should check the status of I/O3 prior to and following each
subsequent sector erase command. If I/O3 is high on the
second status check, the last command might not have
been accepted. Table 6 shows the outputs for I/O3.
(Note 1)
No
Yes
No
I/O5 = 1?
Yes
Read I/O 7 - I/O 0
Twice
Toggle Bit
= Toggle ?
(Notes 1,2)
No
Yes
Program/Erase
Operation Not
Commplete, Write
Reset Command
Program/Erase
Operation Complete
Notes :
1. Read toggle bit twice to determine whether or not it is
toggling. See text.
2. Recheck toggle bit because it may stop toggling as I/O 5
changes to "1". See text.
Figure 5. Toggle Bit Algorithm
PRELIMINARY
(February, 2001, Version 0.1)
15
AMIC Technology, Inc.
A29400 Series
Table 6. Write Operation Status
I/O7
Operation
I/O6
(Note 1)
Standard
Mode
Erase
Suspend
Mode
Embedded Program Algorithm
Embedded Erase Algorithm
Reading within Erase
Suspended Sector
Reading within Non-Erase
Suspend Sector
Erase-Suspend-Program
I/O5
I/O3
(Note 2)
I/O2
RY/ BY
(Note 1)
I/O7
Toggle
0
N/A
No toggle
0
0
Toggle
0
1
Toggle
0
1
No toggle
0
N/A
Toggle
1
Data
Data
Data
Data
Data
1
I/O7
Toggle
0
N/A
N/A
0
Notes:
1. I/O7 and I/O2 require a valid address when reading status information. Refer to the appropriate subsection for further
details.
2. I/O5 switches to “1” when an Embedded Program or Embedded Erase operation has exceeded the maximum timing
limits. See “I/O5: Exceeded Timing Limits” for more information.
Maximum Negative Input Overshoot
20ns
20ns
+0.8V
-0.5V
-2.0V
20ns
Maximum Positive Input Overshoot
20ns
VCC+2.0V
VCC+0.5V
2.0V
20ns
PRELIMINARY
(February, 2001, Version 0.1)
20ns
16
AMIC Technology, Inc.
A29400 Series
DC Characteristics
TTL/NMOS Compatible
Parameter
Parameter Description
Symbol
ILI
Input Load Current
ILIT
A9, OE & RESET Input Load Current
Test Description
Min.
VIN = VSS to VCC. VCC = VCC Max
VCC = VCC Max,
A9, OE & RESET =12.5V
VOUT = VSS to VCC. VCC = VCC Max
ILO
Output Leakage Current
ICC1
ICC3
VCC Active Read Current
(Notes 1, 2)
VCC Active Write (Program/Erase)
Current (Notes 2, 3, 4)
VCC Standby Current (Note 2)
VIL
Input Low Level
-0.5
VIH
Input High Level
VID
Voltage for Autoselect and
Temporary Unprotect Sector
Output Low Voltage
Output High Voltage
ICC2
VOL
VOH
Typ.
Max.
Unit
±1.0
µA
100
µA
±1.0
µA
CE = VIL, OE = VIH
20
30
mA
CE = VIL, OE =VIH
30
40
mA
CE = VIH, RESET = VCC ± 0.5V
0.4
1.0
mA
V
2.0
0.8
VCC+0.5
10.5
12.5
V
0.45
V
VCC = 5.25 V
IOL = 12mA, VCC = VCC Min
IOH = -2.5 mA, VCC = VCC Min
2.4
V
V
CMOS Compatible
Parameter
Parameter Description
Symbol
ILI
Input Load Current
ILIT
A9, OE & RESET Input Load Current
ILO
Output Leakage Current
ICC1
VCC Active Read Current
(Notes 1,2)
VCC Active Program/Erase Current
(Notes 2,3,4)
VCC Standby Current (Notes 2, 5)
ICC2
ICC3
VIL
VIH
VID
VOL
VOH1
VOH2
Input Low Level
Input High Level
Voltage for Autoselect and
Temporary Sector Unprotect
Output Low Voltage
Output High Voltage
Test Description
Min.
Typ.
VIN = VSS to VCC, VCC = VCC Max
VCC = VCC Max,
A9, OE & RESET = 12.5V
VOUT = VSS to VCC, VCC = VCC Max
Max.
Unit
±1.0
µA
50
µA
±1.0
µA
CE = VIL, OE = VIH
20
30
mA
CE = VIL, OE = VIH
30
40
mA
CE = RESET = VCC ± 0.5 V
1
5
µA
-0.5
0.7 x VCC
0.8
VCC+0.3
V
V
10.5
12.5
V
VCC = 5.25 V
IOL = 12.0 mA, VCC = VCC Min
IOH = -2.5 mA, VCC = VCC Min
IOH = -100 µA. VCC = VCC Min
0.45
0.85 x VCC
VCC-0.4
V
V
V
Notes for DC characteristics (both tables):
1. The ICC current listed includes both the DC operation current and the frequency dependent component (at 6 MHz).
The frequency component typically is less than 2 mA/MHz, with OE at VIH.
2. Maximum ICC specifications are tested with VCC = VCC max.
3. ICC active while Embedded Algorithm (program or erase) is in progress.
4. Not 100% tested.
5. For CMOS mode only, ICC3 = 20µA max at extended temperatures (> +85°C).
PRELIMINARY
(February, 2001, Version 0.1)
17
AMIC Technology, Inc.
A29400 Series
AC Characteristics
Read Only Operations
Parameter Symbols
Description
Test Setup
JEDEC
Std
tAVAV
tRC
Read Cycle Time (Note 2)
tAVQV
tACC
Address to Output Delay
tELQV
tCE
Chip Enable to Output Delay
tGLQV
tOE
Output Enable to Output Delay
tOEH
Output Enable Hold
Time (Note 2)
Speed
Unit
-55
-70
-90
Min.
55
70
90
ns
CE = VIL
OE = VIL
Max.
55
70
90
ns
OE = VIL
Max.
55
70
90
ns
Max.
30
30
35
ns
Read
Min.
0
0
0
ns
Toggle and
Min.
10
10
10
ns
Max.
18
20
20
ns
18
20
20
ns
0
0
0
ns
Data Polling
tEHQZ
tDF
Chip Enable to Output High Z
(Notes 1,2)
tGHQZ
tDF
Output Enable to Output High Z
(Notes 1,2)
tAXQX
tOH
Output Hold Time from Addresses,
CE or OE , Whichever Occurs First
Min.
Notes:
1. Output driver disable time.
2. Not 100% tested.
Timing Waveforms for Read Only Operation ( RESET =VIH on A29400)
tRC
Addresses
Addresses Stable
tACC
CE
tDF
tOE
OE
tOEH
WE
tCE
tOH
High-Z
Output
Output Valid
High-Z
RESET
0V
RY/BY
PRELIMINARY
(February, 2001, Version 0.1)
18
AMIC Technology, Inc.
A29400 Series
AC Characteristics
Hardware Reset ( RESET )
Parameter
JEDEC
Std
Description
Test Setup
All Speed Options
Unit
tREADY
RESET Pin Low (During Embedded
Algorithms) to Read or Write (See Note)
Max
20
µs
tREADY
Max
500
ns
tRP
RESET Pin Low (Not During Embedded
Algorithms) to Read or Write (See Note)
RESET Pulse Width
Min
500
ns
tRH
RESET High Time Before Read (See Note)
Min
50
ns
tRB
RY/ BY Recovery Time
Min
0
ns
Note: Not 100% tested.
RESET Timings
RY/BY
CE, OE
tRH
RESET
tRP
tReady
Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms
~
~ ~
~
tReady
RY/BY
tRB
CE, OE
~
~
RESET
tRP
PRELIMINARY
(February, 2001, Version 0.1)
19
AMIC Technology, Inc.
A29400 Series
Temporary Sector Unprotect
Parameter
JEDEC
Std
tVIDR
tRSP
Description
All Speed Options
Unit
VID Rise and Fall Time (See Note)
Min
500
ns
RESET Setup Time for Temporary Sector
Unprotect
Min
4
µs
Note: Not 100% tested.
Temporary Sector Unprotect Timing Diagram
~
~
12V
0 or 5V
0 or 5V
RESET
tVIDR
Program or Erase Command Sequence
tVIDR
CE
~
~
WE
RY/BY
PRELIMINARY
(February, 2001, Version 0.1)
~ ~
~
~
tRSP
20
AMIC Technology, Inc.
A29400 Series
AC Characteristics
Word/Byte Configuration ( BYTE )
Parameter
JEDEC
Description
Std
-55
tELFL/tELFH
Unit
All Speed Options
-70
-90
CE to BYTE Switching Low or High
Max
5
ns
tFLQZ
BYTE Switching Low to Output High-Z
Max
15
20
20
ns
tHQV
BYTE Switching High to Output Active
Min
55
70
90
ns
BYTE Timings for Read Operations
CE
OE
BYTE
tELFL
BYTE
Switching
from word to
byte mode
Data Output
(I/O0-I/O14)
I/O0-I/O14
I/O15
Output
I/O15 (A-1)
tELFH
Data Output
(I/O0-I/O7)
Address Input
tFLQZ
BYTE
BYTE
Switching
from byte to
word mode
I/O0-I/O14
Data Output
(I/O0-I/O7)
I/O15 (A-1)
Address Input
Data Output
(I/O0-I/O14)
I/O15
Output
tFHQV
BYTE Timings for Write Operations
CE
The falling edge of the last WE signal
WE
BYTE
tSET
(tAS)
tHOLD(tAH)
Note:
Refer to the Erase/Program Operations table for tAS and tAH specifications.
PRELIMINARY
(February, 2001, Version 0.1)
21
AMIC Technology, Inc.
A29400 Series
AC Characteristics
Erase and Program Operations
Parameter
Description
Speed
Unit
JEDEC
Std
tAVAV
tWC
Write Cycle Time (Note 1)
Min.
tAVWL
tAS
Address Setup Time
Min.
tWLAX
tAH
Address Hold Time
Min.
45
45
45
ns
tDVWH
tDS
Data Setup Time
Min.
25
30
45
ns
tWHDX
tDH
Data Hold Time
Min.
0
ns
tOES
Output Enable Setup Time
Min.
0
ns
Read Recover Time Before Write
Min.
0
ns
tGHWL
tGHWL
-55
-70
-90
55
70
90
0
ns
ns
( OE high to WE low)
tELWL
tCS
CE Setup Time
Min.
0
ns
tWHEH
tCH
CE Hold Time
Min.
0
ns
tWLWH
tWP
Write Pulse Width
Min.
tWHWL
tWPH
Write Pulse Width High
tWHWH1
tWHWH2
30
35
45
ns
Min.
20
ns
Max.
50
µs
Byte
Typ.
7
Word
Typ.
12
Sector Erase Operation (Note 2)
Typ.
1
sec
tvcs
VCC Set Up Time (Note 1)
Min.
50
µs
tRB
Recovery Time from RY/ BY
Min
0
ns
Program/Erase Valid to RY/ BY Delay
Min
tWHWH1
tWHWH2
tBUSY
Byte Programming Operation
(Note 2)
µs
30
30
35
ns
Notes:
1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
PRELIMINARY
(February, 2001, Version 0.1)
22
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for Program Operation
Program Command Sequence (last two cycles)
PA
555h
PA
PA
~
~ ~
~
Addresses
tAS
~
~
tWC
Read Status Data (last two cycles)
tAH
CE
tCH
~
~
tGHWL
OE
tWP
~
~
tWHWH1
WE
tCS
tWPH
Data
A0h
tDH
PD
~
~
tDS
tBUSY
Status
DOUT
tRB
~
~ ~
~
RY/BY
tVCS
VCC
Note :
1. PA = program addrss, PD = program data, Dout is the true data at the program address.
2. Illustration shows device in word mode.
PRELIMINARY
(February, 2001, Version 0.1)
23
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for Chip/Sector Erase Operation
Erase Command Sequence (last two cycles)
~
~
tWC
SA
2AAh
VA
555h for chip erase
tAH
VA
~
~ ~
~
Addresses
Read Status Data
tAS
CE
~
~
tGHWL
tCH
OE
~
~
tWP
WE
tWPH
tWHWH2
tCS
Data
55h
tDH
30h
~
~
tDS
10h for chip erase
tBUSY
In
Progress
Complete
tRB
~
~
RY/BY
~
~
tVCS
VCC
Note :
1. SA = Sector Address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operaion Ststus").
2. Illustratin shows device in word mode.
PRELIMINARY
(February, 2001, Version 0.1)
24
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for Data Polling (During Embedded Algorithms)
~
~
tRC
Addresses
VA
tACC
CE
VA
~
~ ~
~
VA
tCE
tCH
~
~
tOE
OE
tDF
~
~
tOEH
WE
tOH
I/O0 - I/O 6
Status Data
~
~
Complement
Complement
True
Valid Data
~
~
High-Z
I/O7
Status Data
True
Valid Data
High-Z
tBUSY
~
~
RY/BY
Note : VA = Valid Address. Illustation shows first status cycle after command sequence, last status read cycle, and array data
read cycle.
PRELIMINARY
(February, 2001, Version 0.1)
25
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for Toggle Bit (During Embedded Algorithms)
~
~
tRC
Addresses
VA
tACC
CE
VA
VA
~
~ ~
~
VA
tCE
tCH
tOE
~
~
OE
tDF
~
~
tOEH
WE
I/O6 , I/O2
tBUSY
Valid Status
Valid Status
(first read)
(second read)
~
~
tOH
Valid Status
Valid Data
(stop togging)
~
~
RY/BY
Note: VA = Valid Address; not required for I/O6. Illustration shows first two status cycle after command sequence, last
status read cycle, and array data read cycle.
PRELIMINARY
(February, 2001, Version 0.1)
26
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for I/O2 vs. I/O6
~
~
Erase
Complete
~
~
~
~
Erase
~
~
~
~
~
~
Erase Suspend
Read
~
~
~
~
~
~
I/O2
~
~
I/O6
Erase
Suspend
Program
Erase Suspend
Read
~
~
Erase
Erase
Resume
~
~
WE
Enter Erase
Suspend Program
~
~
~
~
Erase
Suspend
~
~
Enter
Embedded
Erasing
I/O2 and I/O 6 toggle with OE and CE
Note : Both I/O 6 and I/O 2 toggle with OE or CE. See the text on I/O
more information.
6
and I/O 2 in the section "Write Operation Statue" for
AC Characteristics
Erase and Program Operations
Alternate CE Controlled Writes
Parameter
Description
Speed
Unit
JEDEC
Std
tAVAV
tWC
Write Cycle Time (Note 1)
Min.
tAVEL
tAS
Address Setup Time
Min.
tELAX
tAH
Address Hold Time
Min.
40
45
45
ns
tDVEH
tDS
Data Setup Time
Min.
25
30
45
ns
tEHDX
tDH
Data Hold Time
Min.
0
ns
tOES
Output Enable Setup Time
Min.
0
ns
tGHEL
tGHEL
Read Recover Time Before Write
( OE High to WE Low)
Min.
0
ns
tWLEL
tWS
WE Setup Time
Min.
0
ns
tEHWH
tWH
WE Hold Time
Min.
0
ns
tELEH
tCP
CE Pulse Width
Min.
30
35
45
ns
tEHEL
tCPH
CE Pulse Width High
Min.
20
20
20
ns
tWHWH1
tWHWH1
tWHWH2
tWHWH2
Programming Operation
(Note 2)
-55
-70
-90
55
70
90
0
Byte
Typ.
7
Word
Typ.
12
Typ.
1
Sector Erase Operation (Note 2)
ns
ns
µs
sec
Notes:
3. Not 100% tested.
4. See the "Erase and Programming Performance" section for more information.
PRELIMINARY
(February, 2001, Version 0.1)
27
AMIC Technology, Inc.
A29400 Series
Timing Waveforms for Alternate CE Controlled Write Operation ( RESET =VIH on A29400)
PA for program
SA for sector erase
555 for chip erase
Data Polling
~
~
555 for program
2AA for erase
PA
~
~
Addresses
tAS
tAH
tWH
~
~
tWC
WE
~
~
tGHEL
OE
tWHWH1 or 2
~
~
tCP
tBUSY
tCPH
CE
tWS
tDS
Data
tRH
A0 for program
55 for erase
PD for program
30 for sector erase
10 for chip erase
I/O7
DOUT
~
~
~
~
tDH
RESET
~
~
RY/BY
Note :
1. PA = Program Address, PD = Program Data, SA = Sector Address, I/O7 = Complement of Data Input, DOUT = Array Data.
2. Figure indicates the last two bus cycles of the command sequence.
Erase and Programming Performance
Parameter
Typ. (Note 1)
Max. (Note 2)
Unit
Sector Erase Time
1.0
8
sec
Chip Erase Time
11
Byte Programming Time
35
300
µs
Word Programming Time
12
500
µs
Byte Mode
3.6
10.8
sec
Word Mode
3.1
9.3
sec
Chip Programming Time
sec
Comments
Excludes 00h programming
prior to erasure
Excludes system-level
overhead (Note 5)
(Note 3)
Notes:
1. Typical program and erase times assume the following conditions: 25°C, 5.0V VCC, 10,000 cycles. Additionally,
programming typically assumes checkerboard pattern.
2. Under worst case conditions of 90°C, VCC = 4.5V (4.75V for -55), 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most
bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded,
only then does the device set I/O5 = 1. See the section on I/O5 for further information.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See
Table 4 for further information on command definitions.
6. The device has a guaranteed minimum erase and program cycle endurance of 10,000 cycles.
PRELIMINARY
(February, 2001, Version 0.1)
28
AMIC Technology, Inc.
A29400 Series
Latch-up Characteristics
Description
Min.
Max.
Input Voltage with respect to VSS on all I/O pins
-1.0V
VCC+1.0V
-100 mA
+100 mA
-1.0V
12.5V
VCC Current
Input voltage with respect to VSS on all pins except I/O pins
(including A9, OE and RESET )
Includes all pins except VCC. Test conditions: VCC = 5.0V, one pin at time.
TSOP and SOP Pin Capacitance
Parameter Symbol
CIN
Parameter Description
Input Capacitance
COUT
Output Capacitance
CIN2
Control Pin Capacitance
Test Setup
Typ.
Max.
Unit
VIN=0
6
7.5
pF
VOUT=0
8.5
12
pF
VIN=0
7.5
9
pF
Notes:
1. Sampled, not 100% tested.
2. Test conditions TA = 25°C, f = 1.0MHz
Data Retention
Parameter
Test Conditions
Min
Unit
150°C
10
Years
125°C
20
Years
Minimum Pattern Data Retention Time
PRELIMINARY
(February, 2001, Version 0.1)
29
AMIC Technology, Inc.
A29400 Series
Test Conditions
Test Specifications
Test Condition
-55
Output Load
All others
Unit
1 TTL gate
Output Load Capacitance, CL(including jig capacitance)
30
100
pF
Input Rise and Fall Times
5
20
ns
0.0 - 3.0
0.45 - 2.4
V
Input timing measurement reference levels
1.5
0.8, 2.0
V
Output timing measurement reference levels
1.5
0.8, 2.0
V
Input Pulse Levels
Test Setup
5.0 V
2.7 KΩ
Device
Under
Test
CL
PRELIMINARY
(February, 2001, Version 0.1)
Diodes = IN3064 or Equivalent
6.2 KΩ
30
AMIC Technology, Inc.
A29400 Series
Ordering Information
Top Boot Sector Flash
Part No.
Access Time
(ns)
Active Read
Current
Typ. (mA)
Program/Erase
Current
Typ. (mA)
Standby Current
Typ. (µA)
55
20
30
1
A29400TM-55
Package
44Pin SOP
A29400TV-55
48Pin TSOP
A29400TM-70
44Pin SOP
70
20
30
1
A29400TV-70
48Pin TSOP
A29400TM-90
44Pin SOP
90
20
30
1
A29400TV-90
48Pin TSOP
Bottom Boot Sector Flash
Part No.
Access Time
(ns)
Active Read
Current
Typ. (mA)
Program/Erase
Current
Typ. (mA)
Standby Current
Typ. (µA)
55
20
30
1
A29400UM-55
44Pin SOP
A29400UV-55
48Pin TSOP
A29400UM-70
44Pin SOP
70
20
30
1
A29400UV-70
48Pin TSOP
A29400UM-90
44Pin SOP
90
20
30
A29400UV-90
PRELIMINARY
Package
1
48Pin TSOP
(February, 2001, Version 0.1)
31
AMIC Technology, Inc.
A29400 Series
Package Information
SOP 44L Outline Dimensions
unit: inches/mm
23
E
Gauge Plane
HE
44
θ
L
0.010"
1
b 22
Detail F
y
e
A
A1
S
D
A2
C
D
L1
Seating Plane
See Detail F
Symbol
Dimensions in inches
Dimensions in mm
Min
Nom
Max
Min
Nom
Max
A
-
-
0.118
-
-
3.00
A1
0.004
-
-
0.10
-
-
A2
0.103
0.106
0.109
2.62
2.69
2.77
b
0.013
0.016
0.020
0.33
0.40
0.50
C
0.007
0.008
0.010
0.18
0.20
0.25
D
-
1.122
1.130
-
28.50
28.70
E
0.490
0.496
0.500
12.45
12.60
12.70
e
-
0.050
-
-
1.27
-
HE
0.620
0.631
0.643
15.75
16.03
16.33
L
0.024
0.032
0.040
0.61
0.80
1.02
L1
-
0.0675
-
-
1.71
-
S
-
-
0.045
-
-
1.14
y
-
-
0.004
-
-
0.10
θ
0°
-
8°
0°
-
8°
Notes:
1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.
PRELIMINARY
(February, 2001, Version 0.1)
32
AMIC Technology, Inc.
A29400 Series
Package Information
TSOP 48L (Type I) Outline Dimensions
unit: inches/mm
1
48
24
25
y
D1
A1
A2 A
D
0.25
c
S
e
E
b
D
Detail "A"
L
θ
Detail "A"
Symbol
Dimensions in inches
Min
Nom
Max
Dimensions in mm
Min
Nom
Max
A
-
-
0.047
-
-
1.20
A1
0.002
-
0.006
0.05
-
0.15
A2
0.037
0.039
0.042
0.94
1.00
1.06
b
0.007
0.009
0.011
0.18
0.22
0.27
c
0.004
-
0.008
0.12
-
0.20
D
0.779
0.787
0.795
19.80
20.00
20.20
D1
0.720
0.724
0.728
18.30
18.40
18.50
E
-
0.472
0.476
-
12.00
12.10
0.024
0.40
e
L
0.020 BASIC
0.016
S
0.020
0.50 BASIC
0.011 Typ.
0.50
0.60
0.28 Typ.
y
-
-
0.004
-
-
0.10
θ
0°
-
8°
0°
-
8°
Notes:
1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.
PRELIMINARY
(February, 2001, Version 0.1)
33
AMIC Technology, Inc.